

This chapter contains the following sections:

- “Electrical Characteristics”
- “Switching Characteristics”
- “I/O Timing”
- “Glossary”

## Electrical Characteristics

This chapter covers the electrical and switching characteristics for Stratix® IV devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and periphery performance. This chapter also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

-  For information regarding the densities and packages of devices in the Stratix IV family, refer to the *Stratix IV Device Family Overview* chapter.

## Operating Conditions

When you use Stratix IV devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Stratix IV devices, you must consider the operating requirements described in this chapter.

Stratix IV devices are offered in commercial, industrial, and military grades. Commercial devices are offered in -2 (fastest), -2x, -3, and -4 speed grades. Industrial devices are offered in -1, -2, -3, and -4 speed grades. Military devices are offered in -3 speed grade.

For the Stratix IV GT -1 and -2 speed grade specifications, refer to the -2/-2x speed grade column. For the Stratix IV GT -3 speed grade specification, refer to the -3 speed grade column, unless otherwise specified.

## Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Stratix IV devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at [www.altera.com/common/legal.html](http://www.altera.com/common/legal.html). Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Conditions other than those listed in [Table 1-1](#), [Table 1-2](#), and [Table 1-3](#) may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

**Table 1-1. Absolute Maximum Ratings for Stratix IV Devices**

<b>Symbol</b>	<b>Description</b>	<b>Minimum</b>	<b>Maximum</b>	<b>Unit</b>
$V_{CC}$	Core voltage and periphery circuitry power supply	-0.5	1.35	V
$V_{CCPT}$	Power supply for programmable power technology	-0.5	1.8	V
$V_{CCPGM}$	Configuration pins power supply	-0.5	3.75	V
$V_{CCAUX}$	Auxiliary supply for the programmable power technology	-0.5	3.75	V
$V_{CCBAT}$	Battery back-up power supply for design security volatile key register	-0.5	3.75	V
$V_{CCPD}$	I/O pre-driver power supply	-0.5	3.75	V
$V_{CCIO}$	I/O power supply	-0.5	3.9	V
$V_{CC\_CLKIN}$	Differential clock input power supply	-0.5	3.75	V
$V_{CCD\_PLL}$	PLL digital power supply	-0.5	1.35	V
$V_{CCA\_PLL}$	PLL analog power supply	-0.5	3.75	V
$V_I$	DC input voltage	-0.5	4.0	V
$I_{OUT}$	DC output current per pin	-25	40	mA
$T_J$	Operating junction temperature	-55	125	°C
$T_{STG}$	Storage temperature (No bias)	-65	150	°C

**Table 1-2. Transceiver Power Supply Absolute Maximum Ratings for Stratix IV GX Devices**

<b>Symbol</b>	<b>Description</b>	<b>Minimum</b>	<b>Maximum</b>	<b>Unit</b>
$V_{CCA\_L}$	Transceiver high voltage power (left side)	-0.5	3.75	V
$V_{CCA\_R}$	Transceiver high voltage power (right side)	-0.5	3.75	V
$V_{CCHIP\_L}$	Transceiver HIP digital power (left side)	-0.5	1.35	V
$V_{CCHIP\_R}$	Transceiver HIP digital power (right side)	-0.5	1.35	V
$V_{CCR\_L}$	Receiver power (left side)	-0.5	1.35	V
$V_{CCR\_R}$	Receiver power (right side)	-0.5	1.35	V
$V_{CCT\_L}$	Transmitter power (left side)	-0.5	1.35	V
$V_{CCT\_R}$	Transmitter power (right side)	-0.5	1.35	V
$V_{CCL\_GXBLn}$ (1)	Transceiver clock power (left side)	-0.5	1.35	V
$V_{CCL\_GXBRn}$ (1)	Transceiver clock power (right side)	-0.5	1.35	V
$V_{CCH\_GXBLn}$ (1)	Transmitter output buffer power (left side)	-0.5	1.8	V
$V_{CCH\_GXBRn}$ (1)	Transmitter output buffer power (right side)	-0.5	1.8	V

**Note to Table 1-2:**

(1) n = 0, 1, 2, or 3.

**Table 1–3. Transceiver Power Supply Absolute Maximum Ratings for Stratix IV GT Devices (1)**

<b>Symbol</b>	<b>Description</b>	<b>Minimum</b>	<b>Maximum</b>	<b>Unit</b>
$V_{CCA\_L}$	Transceiver high voltage power (left side)	-0.5	3.75	V
$V_{CCA\_R}$	Transceiver high voltage power (right side)	-0.5	3.75	V
$V_{CCHIP\_L}$	Transceiver HIP digital power (left side)	-0.5	1.35	V
$V_{CCHIP\_R}$	Transceiver HIP digital power (right side)	-0.5	1.35	V
$V_{CCR\_L}$	Receiver power (left side)	-0.5	1.35	V
$V_{CCR\_R}$	Receiver power (right side)	-0.5	1.35	V
$V_{CCT\_L}$	Transmitter power (left side)	-0.5	1.35	V
$V_{CCT\_R}$	Transmitter power (right side)	-0.5	1.35	V
$V_{CCL\_GXBLn}$ (2)	Transceiver clock power (left side)	-0.5	1.35	V
$V_{CCL\_GXBRn}$ (2)	Transceiver clock power (right side)	-0.5	1.35	V
$V_{CCH\_GXBLn}$ (2)	Transmitter output buffer power (left side)	-0.5	1.8	V
$V_{CCH\_GXBRn}$ (2)	Transmitter output buffer power (right side)	-0.5	1.8	V

**Notes to Table 1–3:**

- (1) For the absolute maximum ratings for Stratix IV GT engineering sample (ES1) devices, contact your local Altera sales representative.
- (2) n = 0, 1, 2, or 3.

### Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in [Table 1-4](#) and undershoot to  $-2.0\text{ V}$  for input currents less than  $100\text{ mA}$  and periods shorter than  $20\text{ ns}$ .

[Table 1-4](#) lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to  $4.3\text{ V}$  can only be at  $4.3\text{ V}$  for  $\sim 5\%$  over the lifetime of the device; for a device lifetime of 10 years, this amounts to half of a year.

**Table 1-4. Maximum Allowed Overshoot During Transitions**

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
Vi (AC)	AC input voltage	4.0	100.000	%
		4.05	79.330	%
		4.1	46.270	%
		4.15	27.030	%
		4.2	15.800	%
		4.25	9.240	%
		4.3	5.410	%
		4.35	3.160	%
		4.4	1.850	%
		4.45	1.080	%
		4.5	0.630	%
		4.55	0.370	%
		4.6	0.220	%

### Temperature Overshoot Above Maximum Allowed Temperature

The maximum allowed operating temperature for Stratix IV industrial grade devices is  $100\text{ }^{\circ}\text{C}$ . It is recommended that the operating temperature of the device is maintained below  $100\text{ }^{\circ}\text{C}$  at all times. The temperature excursions over  $100\text{ }^{\circ}\text{C}$  due to internal heating of the device should not exceed the number of cycles as specified in the [Table 1-5](#). Exceeding the recommended number of cycles may cause solder interconnect failures. Altera® recommends using the Stratix IV military grade devices if the application requires operating temperatures over  $100\text{ }^{\circ}\text{C}$ .

**Table 1-5. Temperature Overshoot Above Maximum Allowed Temperature**

Description	Operating Temperature ( $^{\circ}\text{C}$ )	Number of Cycles Over $100\text{ }^{\circ}\text{C}$
Device operating temperature ( $^{\circ}\text{C}$ )	100	3200
	105	768
	110	640
	115	480
	120	320
	125	160

## Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Stratix IV devices. [Table 1–6](#) lists the steady-state voltage and current values expected from Stratix IV devices. Power supply ramps must all be strictly monotonic, without plateaus.



For power supply ripple requirements, refer to the [\*Device-Specific Power Delivery Network \(PDN\) Tool User Guide\*](#).

**Table 1–6. Recommended Operating Conditions for Stratix IV Devices (Part 1 of 2)**

<b>Symbol</b>	<b>Description</b>	<b>Condition</b>	<b>Minimum</b>	<b>Typical</b>	<b>Maximum</b>	<b>Unit</b>
$V_{CC}$ (Stratix IV GX and Stratix IV E)	Core voltage and periphery circuitry power supply	—	0.87	0.90	0.93	V
$V_{CC}$ (Stratix IV GT)	Core voltage and periphery circuitry power supply	—	0.92	0.95	0.98	V
$V_{CCPT}$	Power supply for programmable power technology	—	1.45	1.5	1.55	V
$V_{CCAUX}$	Auxiliary supply for the programmable power technology	—	2.375	2.5	2.625	V
$V_{CCPD}$ <sup>(2)</sup>	I/O pre-driver (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O pre-driver (2.5 V) power supply	—	2.375	2.5	2.625	V
$V_{CCIO}$	I/O buffers (3.0 V) power supply	—	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	—	2.375	2.5	2.625	V
	I/O buffers (1.8 V) power supply	—	1.71	1.8	1.89	V
	I/O buffers (1.5 V) power supply	—	1.425	1.5	1.575	V
	I/O buffers (1.2 V) power supply	—	1.14	1.2	1.26	V
$V_{CCPGM}$	Configuration pins (3.0 V) power supply	—	2.85	3.0	3.15	V
	Configuration pins (2.5 V) power supply	—	2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	—	1.71	1.8	1.89	V
$V_{CCA\_PLL}$	PLL analog voltage regulator power supply	—	2.375	2.5	2.625	V
$V_{CCD\_PLL}$ (Stratix IV GX and Stratix IV E)	PLL digital voltage regulator power supply	—	0.87	0.90	0.93	V
$V_{CCD\_PLL}$ (Stratix IV GT)	PLL digital voltage regulator power supply	—	0.92	0.95	0.98	V
$V_{CC\_CLKIN}$	Differential clock input power supply	—	2.375	2.5	2.625	V
$V_{CCBATT}$ <sup>(1)</sup>	Battery back-up power supply (For design security volatile key register)	—	1.2	—	3.3	V
$V_I$	DC input voltage	—	-0.5	—	3.6	V
$V_0$	Output voltage	—	0	—	$V_{CCIO}$	V
$T_J$ (Stratix IV GX and Stratix IV E)	Operating junction temperature	Commercial	0	—	85	°C
		Industrial	-40	—	100	°C
		Military	-55	—	125	°C
$T_J$ (Stratix IV GT)	Operating junction temperature	Industrial	0	—	100	°C

**Table 1–6. Recommended Operating Conditions for Stratix IV Devices (Part 2 of 2)**

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
$t_{RAMP}$	Power supply ramp time	Normal POR (PORSEL=0)	0.05	—	100	ms
		Fast POR (PORSEL=1)	0.05	—	4	ms

**Notes to Table 1–6:**

- (1) If you do not use the volatile security key, you may connect the  $V_{CCBAT}$  to either GND or a 3.0-V power supply.  
(2)  $V_{CCPD}$  must be 2.5 V when  $V_{CCIO}$  is 2.5, 1.8, 1.5, or 1.2 V.  $V_{CCPD}$  must be 3.0 V when  $V_{CCIO}$  is 3.0 V.

Table 1–7 lists the transceiver power supply recommended operating conditions for Stratix IV GX devices.

**Table 1–7. Transceiver Power Supply Operating Conditions for Stratix IV GX Devices (1)**

Symbol	Description	Minimum	Typical	Maximum	Unit
$V_{CCA\_L}$	Transceiver high voltage power (left side)	2.85/2.375	3.0/2.5 (2)	3.15/2.625	V
$V_{CCA\_R}$	Transceiver high voltage power (right side)				
$V_{CCHIP\_L}$	Transceiver HIP digital power (left side)	0.87	0.9	0.93	V
$V_{CCHIP\_R}$	Transceiver HIP digital power (right side)	0.87	0.9	0.93	V
$V_{CCR\_L}$	Receiver power (left side)	1.045	1.1	1.155	V
$V_{CCR\_R}$	Receiver power (right side)	1.045	1.1	1.155	V
$V_{CCT\_L}$	Transmitter power (left side)	1.045	1.1	1.155	V
$V_{CCT\_R}$	Transmitter power (right side)	1.045	1.1	1.155	V
$V_{CCL\_GXBLn}$ (3)	Transceiver clock power (left side)	1.05	1.1	1.15	V
$V_{CCL\_GXRn}$ (3)	Transceiver clock power (right side)	1.05	1.1	1.15	V
$V_{CCH\_GXBLn}$ (3)	Transmitter output buffer power (left side)	1.33/1.425	1.4/1.5 (4)	1.47/1.575	V
$V_{CCH\_GXRn}$ (3)	Transmitter output buffer power (right side)				

**Notes to Table 1–7:**

- (1) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.  
(2)  $V_{CCA\_L/R}$  must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR), or both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect  $V_{CCA\_L/R}$  to either 3.0 V or 2.5 V.  
(3)  $n = 0, 1, 2,$  or  $3.$   
(4)  $V_{CCH\_GXBL/R}$  must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can connect  $V_{CCH\_GXBL/R}$  to either 1.4 V or 1.5 V.

Table 1–8 lists the recommended operating conditions for the Stratix IV GT transceiver power supply.

**Table 1–8. Transceiver Power Supply Operating Conditions for Stratix IV GT Devices (Part 1 of 2) (1), (2)**

Symbol	Description	Minimum	Typical	Maximum	Unit
$V_{CCA\_L}$	Transceiver high voltage power (left side)	3.17	3.3	3.43	V
$V_{CCA\_R}$	Transceiver high voltage power (right side)	3.17	3.3	3.43	V
$V_{CCHIP\_L}$	Transceiver HIP digital power (left side)	0.92	0.95	0.98	V
$V_{CCHIP\_R}$	Transceiver HIP digital power (right side)	0.92	0.95	0.98	V
$V_{CCR\_L}$	Receiver power (left side)	1.15	1.2	1.25	V

**Table 1–8. Transceiver Power Supply Operating Conditions for Stratix IV GT Devices (Part 2 of 2) <sup>(1)</sup>, <sup>(2)</sup>**

Symbol	Description	Minimum	Typical	Maximum	Unit
$V_{CCR\_R}$	Receiver power (right side)	1.15	1.2	1.25	V
$V_{CCT\_L}$	Transmitter power (left side)	1.15	1.2	1.25	V
$V_{CCT\_R}$	Transmitter power (right side)	1.15	1.2	1.25	V
$V_{CCL\_GXBLn}$ <sup>(3)</sup>	Transceiver clock power (left side)	1.15	1.2	1.25	V
$V_{CCL\_GXBRn}$ <sup>(3)</sup>	Transceiver clock power (right side)	1.15	1.2	1.25	V
$V_{CCH\_GXBLn}$ <sup>(3)</sup>	Transmitter output buffer power (left side)	1.33	1.4	1.47	V
$V_{CCH\_GXBRn}$ <sup>(3)</sup>	Transmitter output buffer power (right side)	1.33	1.4	1.47	V

**Notes to Table 1–8:**

- (1) For the recommended operating conditions for Stratix IV GT engineering sample (ES1) devices, contact your local Altera sales representative.
- (2) Transceiver power supplies do not have power-on-reset circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.
- (3)  $n = 0, 1, 2,$  or  $3.$

## DC Characteristics

This section lists the supply current, I/O pin leakage current, bus hold, on-chip termination (OCT) tolerance, input pin capacitance, and hot socketing specifications.

### Supply Current

Standby current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

### I/O Pin Leakage Current

Table 1–9 lists the Stratix IV I/O pin leakage current specifications.

**Table 1–9. I/O Pin Leakage Current for Stratix IV Devices <sup>(1)</sup>**

Symbol	Description	Conditions	Min	Typ	Max	Unit
$I_I$	Input pin	$V_I = 0V$ to $V_{CCIOMAX}$	-20	—	20	$\mu A$
$I_{OZ}$	Tri-stated I/O pin	$V_O = 0V$ to $V_{CCIOMAX}$	-20	—	20	$\mu A$

**Note to Table 1–9:**

- (1)  $V_{REF}$  current refers to the input pin leakage current.

### Bus Hold Specifications

Table 1–10 lists the Stratix IV device family bus hold specifications.

**Table 1–10. Bus Hold Parameters**

Parameter	Symbol	Conditions	$V_{CCIO}$										Unit	
			1.2 V		1.5 V		1.8 V		2.5 V		3.0 V			
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Low sustaining current	$I_{SUSL}$	$V_{IN} > V_{IL}$ (maximum)	22.5	—	25.0	—	30.0	—	50.0	—	70.0	—	µA	
High sustaining current	$I_{SUSH}$	$V_{IN} < V_{IH}$ (minimum)	-22.5	—	-25.0	—	-30.0	—	-50.0	—	-70.0	—	µA	
Low overdrive current	$I_{ODL}$	$0V < V_{IN} < V_{CCIO}$	—	120	—	160	—	200	—	300	—	500	µA	
High overdrive current	$I_{ODH}$	$0V < V_{IN} < V_{CCIO}$	—	-120	—	-160	—	-200	—	-300	—	-500	µA	
Bus-hold trip point	$V_{TRIP}$	—	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V	

### On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 1–11 lists the Stratix IV OCT termination calibration accuracy specifications.

**Table 1–11. OCT Calibration Accuracy Specifications for Stratix IV Devices (Part 1 of 2) <sup>(1)</sup>**

Symbol	Description	Conditions	Calibration Accuracy			Unit
			C2	C3,I3, M3	C4,I4	
25-Ω $R_S$ <sup>(2)</sup> 3.0, 2.5, 1.8, 1.5, 1.2	Internal series termination with calibration (25-Ω setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$	± 8	± 8	± 8	%
50-Ω $R_S$ 3.0, 2.5, 1.8, 1.5, 1.2	Internal series termination with calibration (50-Ω setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$	± 8	± 8	± 8	%
50-Ω $R_T$ 2.5, 1.8, 1.5, 1.2	Internal parallel termination with calibration (50-Ω setting)	$V_{CCIO} = 2.5, 1.8, 1.5, 1.2 \text{ V}$	± 10	± 10	± 10	%
20-Ω, 40-Ω, and 60-Ω $R_S$ <sup>(3)</sup> 3.0, 2.5, 1.8, 1.5, 1.2	Expanded range for internal series termination with calibration (20-Ω, 40-Ω, and 60-Ω $R_S$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$	± 10	± 10	± 10	%

**Table 1–11. OCT Calibration Accuracy Specifications for Stratix IV Devices (Part 2 of 2) <sup>(1)</sup>**

<b>Symbol</b>	<b>Description</b>	<b>Conditions</b>	<b>Calibration Accuracy</b>			<b>Unit</b>
			<b>C2</b>	<b>C3,I3, M3</b>	<b>C4,I4</b>	
25- $\Omega$ $R_{S\_left\_shift}$ 3.0, 2.5, 1.8, 1.5, 1.2	Internal left shift series termination with calibration (25- $\Omega$ $R_{S\_left\_shift}$ setting)	$V_{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 \text{ V}$	$\pm 10$	$\pm 10$	$\pm 10$	%

**Notes to Table 1–11:**

- (1) OCT calibration accuracy is valid at the time of calibration only.
- (2) 25- $\Omega$   $R_S$  is not supported for 1.5 V and 1.2 V in Row I/O.
- (3) 20- $\Omega$   $R_S$  is not supported for 1.5 V and 1.2 V in Row I/O.

The calibration accuracy for calibrated series and parallel OCTs are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change. [Table 1–12](#) lists the Stratix IV OCT without calibration resistance tolerance to PVT changes.

**Table 1–12. OCT Without Calibration Resistance Tolerance Specifications for Stratix IV Devices**

<b>Symbol</b>	<b>Description</b>	<b>Conditions</b>	<b>Resistance Tolerance</b>			<b>Unit</b>
			<b>C2</b>	<b>C3,I3, M3</b>	<b>C4,I4</b>	
25- $\Omega$ $R_S$ 3.0 and 2.5	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CCIO} = 3.0 \text{ and } 2.5 \text{ V}$	$\pm 30$	$\pm 40$	$\pm 40$	%
25- $\Omega$ $R_S$ 1.8 and 1.5	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CCIO} = 1.8 \text{ and } 1.5 \text{ V}$	$\pm 30$	$\pm 40$	$\pm 40$	%
25- $\Omega$ $R_S$ 1.2	Internal series termination without calibration (25- $\Omega$ setting)	$V_{CCIO} = 1.2 \text{ V}$	$\pm 35$	$\pm 50$	$\pm 50$	%
50- $\Omega$ $R_S$ 3.0 and 2.5	Internal series termination without calibration (50- $\Omega$ setting)	$V_{CCIO} = 3.0 \text{ and } 2.5 \text{ V}$	$\pm 30$	$\pm 40$	$\pm 40$	%
50- $\Omega$ $R_S$ 1.8 and 1.5	Internal series termination without calibration (50- $\Omega$ setting)	$V_{CCIO} = 1.8 \text{ and } 1.5 \text{ V}$	$\pm 30$	$\pm 40$	$\pm 40$	%
50- $\Omega$ $R_S$ 1.2	Internal series termination without calibration (50- $\Omega$ setting)	$V_{CCIO} = 1.2 \text{ V}$	$\pm 35$	$\pm 50$	$\pm 50$	%
100- $\Omega$ $R_D$ 2.5	Internal differential termination (100- $\Omega$ setting)	$V_{CCIO} = 2.5 \text{ V}$	$\pm 25$	$\pm 25$	$\pm 25$	%

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 1–13 lists OCT variation with temperature and voltage after power-up calibration. Use Table 1–13 to determine the OCT variation after power-up calibration and Equation 1–1 to determine the OCT variation without re-calibration.

**Equation 1–1. OCT Variation Without Re-Calibration (1), (2), (3), (4), (5), (6)**

$$R_{OCT} = R_{SCAL} \left( 1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \right)$$

**Notes to Equation 1–1:**

- (1) The  $R_{OCT}$  value calculated from Equation 1–1 shows the range of OCT resistance with the variation of temperature and  $V_{CCIO}$ .
- (2)  $R_{SCAL}$  is the OCT resistance value at power-up.
- (3)  $\Delta T$  is the variation of temperature with respect to the temperature at power-up.
- (4)  $\Delta V$  is the variation of voltage with respect to the  $V_{CCIO}$  at power-up.
- (5)  $dR/dT$  is the percentage change of  $R_{SCAL}$  with temperature.
- (6)  $dR/dV$  is the percentage change of  $R_{SCAL}$  with voltage.

Table 1–13 lists the OCT variation after the power-up calibration.

**Table 1–13. OCT Variation after Power-Up Calibration (1)**

Symbol	Description	$V_{CCIO}$ (V)	Typical	Unit
dR/dV	OCT variation with voltage without re-calibration	3.0	0.0297	%/mV
		2.5	0.0344	
		1.8	0.0499	
		1.5	0.0744	
		1.2	0.1241	
dR/dT	OCT variation with temperature without re-calibration	3.0	0.189	%/ $^{\circ}$ C
		2.5	0.208	
		1.8	0.266	
		1.5	0.273	
		1.2	0.317	

**Note to Table 1–13:**

- (1) Valid for  $V_{CCIO}$  range of  $\pm 5\%$  and temperature range of  $0^{\circ}$  to  $85^{\circ}$ C.

**Pin Capacitance**

Table 1–14 lists the Stratix IV device family pin capacitance.

**Table 1–14. Pin Capacitance for Stratix IV Devices (Part 1 of 2)**

Symbol	Description	Value	Unit
$C_{IOTB}$	Input capacitance on the top and bottom I/O pins	4	pF
$C_{IOLR}$	Input capacitance on the left and right I/O pins	4	pF
$C_{CLKTB}$	Input capacitance on the top and bottom non-dedicated clock input pins	4	pF
$C_{CLKLR}$	Input capacitance on the left and right non-dedicated clock input pins	4	pF

**Table 1–14. Pin Capacitance for Stratix IV Devices (Part 2 of 2)**

<b>Symbol</b>	<b>Description</b>	<b>Value</b>	<b>Unit</b>
$C_{OUTFB}$	Input capacitance on the dual-purpose clock output and feedback pins	5	pF
$C_{CLK1}, C_{CLK3}, C_{CLK8},$ and $C_{CLK10}$	Input capacitance for dedicated clock input pins	2	pF

### Hot Socketing

Table 1–15 lists the hot socketing specifications for Stratix IV devices.

**Table 1–15. Hot Socketing Specifications for Stratix IV Devices**

<b>Symbol</b>	<b>Description</b>	<b>Maximum</b>
$I_{IOPIN}(\text{DC})$	DC current per I/O pin	$300 \mu\text{A}$
$I_{IOPIN}(\text{AC})$	AC current per I/O pin	$8 \text{ mA}$ <sup>(1)</sup>
$I_{XCVR-TX}(\text{DC})$	DC current per transceiver TX pin	$100 \text{ mA}$
$I_{XCVR-RX}(\text{DC})$	DC current per transceiver RX pin	$50 \text{ mA}$

#### Note to Table 1–15:

- (1) The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns,  $|I_{IOPIN}| = C \frac{dv}{dt}$ , in which C is the I/O pin capacitance and dv/dt is the slew rate.

### Internal Weak Pull-Up Resistor

Table 1–16 lists the weak pull-up resistor values for Stratix IV devices.

**Table 1–16. Internal Weak Pull-Up Resistor for Stratix IV Devices <sup>(1), (3)</sup>**

<b>Symbol</b>	<b>Description</b>	<b>Conditions (V)</b>	<b>Value <sup>(4)</sup></b>	<b>Unit</b>
$R_{PU}$	Value of the I/O pin pull-up resistor before and during configuration, test, and JTAG mode if the programmable pull-up resistor option is enabled.	$V_{CCIO} = 3.0 \pm 5\%$ <sup>(2)</sup>	25	$\text{k}\Omega$
		$V_{CCIO} = 2.5 \pm 5\%$ <sup>(2)</sup>	25	$\text{k}\Omega$
		$V_{CCIO} = 1.8 \pm 5\%$ <sup>(2)</sup>	25	$\text{k}\Omega$
		$V_{CCIO} = 1.5 \pm 5\%$ <sup>(2)</sup>	25	$\text{k}\Omega$
		$V_{CCIO} = 1.2 \pm 5\%$ <sup>(2)</sup>	25	$\text{k}\Omega$

#### Notes to Table 1–16:

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.  
(2) Pin pull-up resistance values may be lower if an external source drives the pin higher than  $V_{CCIO}$ .  
(3) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately  $25 \text{ k}\Omega$ .  
(4) These specifications are valid with  $\pm 10\%$  tolerances to cover changes over PVT.

## I/O Standard Specifications

**Table 1–17** through **Table 1–22** list the input voltage ( $V_{IH}$  and  $V_{IL}$ ), output voltage ( $V_{OH}$  and  $V_{OL}$ ), and current drive characteristics ( $I_{OH}$  and  $I_{OL}$ ) for various I/O standards supported by Stratix IV devices. These tables also show the Stratix IV device family I/O standard specifications.  $V_{OL}$  and  $V_{OH}$  values are valid at the corresponding  $I_{OH}$  and  $I_{OL}$ , respectively.

For an explanation of terms used in **Table 1–17** through **Table 1–22**, refer to “[Glossary](#)” on page 1–64.

**Table 1–17. Single-Ended I/O Standards**

I/O Standard	$V_{CCIO}$ (V)			$V_{IL}$ (V)		$V_{IH}$ (V)		$V_{OL}$ (V)	$V_{OH}$ (V)	$I_{OL}$ (mA)	$I_{OH}$ (mA)
	Min	Typ	Max	Min	Max	Min	Max	Max	Min		
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	$V_{CCIO} - 0.2$	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	$0.35^* V_{CCIO}$	$0.65^* V_{CCIO}$	$V_{CCIO} + 0.3$	0.45	$V_{CCIO} - 0.45$	2	-2
1.5 V	1.425	1.5	1.575	-0.3	$0.35^* V_{CCIO}$	$0.65^* V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25^* V_{CCIO}$	$0.75^* V_{CCIO}$	2	-2
1.2 V	1.14	1.2	1.26	-0.3	$0.35^* V_{CCIO}$	$0.65^* V_{CCIO}$	$V_{CCIO} + 0.3$	$0.25^* V_{CCIO}$	$0.75^* V_{CCIO}$	2	-2
3.0-V PCI	2.85	3	3.15	—	$0.3^* V_{CCIO}$	$0.5^* V_{CCIO}$	3.6	$0.1^* V_{CCIO}$	$0.9 * V_{CCIO}$	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	—	$0.35^* V_{CCIO}$	$0.5^* V_{CCIO}$	—	$0.1^* V_{CCIO}$	$0.9 * V_{CCIO}$	1.5	-0.5

**Table 1–18. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications**

I/O Standard	$V_{CCIO}$ (V)			$V_{REF}$ (V)			$V_{TT}$ (V)		
	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
SSTL-2 Class I, II	2.375	2.5	2.625	$0.49^* V_{CCIO}$	$0.5^* V_{CCIO}$	$0.51^* V_{CCIO}$	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	$V_{REF} - 0.04$	$V_{REF}$	$V_{REF} + 0.04$
SSTL-15 Class I, II	1.425	1.5	1.575	$0.47^* V_{CCIO}$	$0.5^* V_{CCIO}$	$0.53^* V_{CCIO}$	$0.47^* V_{CCIO}$	$V_{REF}$	$0.53^* V_{CCIO}$
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	—	$V_{CCIO}/2$	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	—	$V_{CCIO}/2$	—
HSTL-12 Class I, II	1.14	1.2	1.26	$0.47^* V_{CCIO}$	$0.5^* V_{CCIO}$	$0.53^* V_{CCIO}$	—	$V_{CCIO}/2$	—

**Table 1–19. Single-Ended SSTL and HSTL I/O Standards Signal Specifications**

I/O Standard	V <sub>IL(DC)</sub> (V)		V <sub>IH(DC)</sub> (V)		V <sub>IL(AC)</sub> (V)	V <sub>IH(AC)</sub> (V)	V <sub>OL</sub> (V)	V <sub>OH</sub> (V)	I <sub>OL</sub> (mA)	I <sub>oh</sub> (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		
SSTL-2 Class I	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.57	V <sub>TT</sub> + 0.57	8.1	-8.1
SSTL-2 Class II	-0.3	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.31	V <sub>REF</sub> + 0.31	V <sub>TT</sub> - 0.76	V <sub>TT</sub> + 0.76	16.2	-16.2
SSTL-18 Class I	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	V <sub>TT</sub> - 0.475	V <sub>TT</sub> + 0.475	6.7	-6.7
SSTL-18 Class II	-0.3	V <sub>REF</sub> - 0.125	V <sub>REF</sub> + 0.125	V <sub>CCIO</sub> + 0.3	V <sub>REF</sub> - 0.25	V <sub>REF</sub> + 0.25	0.28	V <sub>CCIO</sub> - 0.28	13.4	-13.4
SSTL-15 Class I	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	8	-8
SSTL-15 Class II	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.175	V <sub>REF</sub> + 0.175	0.2 * V <sub>CCIO</sub>	0.8 * V <sub>CCIO</sub>	16	-16
HSTL-18 Class I	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-18 Class II	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-15 Class I	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	8	-8
HSTL-15 Class II	—	V <sub>REF</sub> - 0.1	V <sub>REF</sub> + 0.1	—	V <sub>REF</sub> - 0.2	V <sub>REF</sub> + 0.2	0.4	V <sub>CCIO</sub> - 0.4	16	-16
HSTL-12 Class I	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.25 * V <sub>CCIO</sub>	0.75 * V <sub>CCIO</sub>	8	-8
HSTL-12 Class II	-0.15	V <sub>REF</sub> - 0.08	V <sub>REF</sub> + 0.08	V <sub>CCIO</sub> + 0.15	V <sub>REF</sub> - 0.15	V <sub>REF</sub> + 0.15	0.25 * V <sub>CCIO</sub>	0.75 * V <sub>CCIO</sub>	16	-16

**Table 1–20. Differential SSTL I/O Standards**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>SWING(DC)</sub> (V)			V <sub>X(AC)</sub> (V)			V <sub>SWING(AC)</sub> (V)			V <sub>OX(AC)</sub> (V)			
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Max	Min	Max	Min	Typ	Max	
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.2	—	V <sub>CCIO</sub> /2 + 0.2	0.62	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.15	—	V <sub>CCIO</sub> /2 + 0.15	—	V <sub>CCIO</sub> /2 + 0.15	
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.175	—	V <sub>CCIO</sub> /2 + 0.175	0.5	V <sub>CCIO</sub> + 0.6	V <sub>CCIO</sub> /2 - 0.125	—	V <sub>CCIO</sub> /2 + 0.125	—	V <sub>CCIO</sub> /2 + 0.125	
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	—	V <sub>CCIO</sub> /2	—	0.35	—	—	V <sub>CCIO</sub> /2	—	V <sub>CCIO</sub> /2	—	V <sub>CCIO</sub> /2

**Table 1–21. Differential HSTL I/O Standards**

I/O Standard	V <sub>CCIO</sub> (V)			V <sub>DIF(DC)</sub> (V)		V <sub>X(AC)</sub> (V)			V <sub>CM(DC)</sub> (V)			V <sub>DIF(AC)</sub> (V)	
	Min	Typ	Max	Min	Max	Min	Typ	Max	Min	Typ	Max	Min	Max
HSTL-18 Class I	1.71	1.8	1.89	0.2	—	0.78	—	1.12	0.78	—	1.12	0.4	—
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	—	0.68	—	0.9	0.68	—	0.9	0.4	—
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V <sub>CCIO</sub> + 0.3	—	0.5* V <sub>CCIO</sub>	—	0.4* V <sub>CCIO</sub>	0.5* V <sub>CCIO</sub>	0.6* V <sub>CCIO</sub>	0.3	V <sub>CCIO</sub> + 0.48

**Table 1–22. Differential I/O Standard Specifications (1), (2) (Part 1 of 2)**

I/O Standard	V <sub>CCIO</sub> (V) (3)			V <sub>ID</sub> (mV)			V <sub>ICM(DC)</sub> (V)			V <sub>OD</sub> (V) (4)			V <sub>OCM</sub> (V) (4)		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
PCML	Transmitter, receiver, and input reference clock pins of high-speed transceivers use PCML I/O standard. For transmitter, receiver, and reference clock I/O pin specifications, refer to Table 1–23 on page 1–16 and Table 1–24 on page 1–25.														
2.5 V LVDS (HIO)	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.05 (5)	D <sub>MAX</sub> ≤ 700 Mbps	1.8 (5)	0.247	—	0.6	1.125	1.25	1.375
						—	1.05 (5)	D <sub>MAX</sub> > 700 Mbps	1.55 (5)	0.247	—	0.6	1.125	1.25	1.375
2.5 V LVDS (VIO)	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.05	D <sub>MAX</sub> ≤ 700 Mbps	1.8	0.247	—	0.6	1	1.25	1.5
						—	1.05	D <sub>MAX</sub> > 700 Mbps	1.55	0.247	—	0.6	1	1.25	1.5
RSDS (HIO)	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.3	—	1.4	0.1	0.2	0.6	0.5	1.2	1.4
RSDS (VIO)	2.375	2.5	2.625	100	V <sub>CM</sub> = 1.25 V	—	0.3	—	1.4	0.1	0.2	0.6	0.5	1.2	1.5
Mini-LVDS (HIO)	2.375	2.5	2.625	200	—	600	0.4	—	1.325	0.25	—	0.6	1	1.2	1.4
Mini-LVDS (VIO)	2.375	2.5	2.625	200	—	600	0.4	—	1.325	0.25	—	0.6	1	1.2	1.5
LVPECL (7)	2.375	2.5	2.625	300	—	—	0.6 (6)	D <sub>MAX</sub> ≤ 700 Mbps	1.8 (6)	—	—	—	—	—	—
	2.375	2.5	2.625	300	—	—	1 (6)	D <sub>MAX</sub> > 700 Mbps	1.6 (6)	—	—	—	—	—	—

**Table 1–22. Differential I/O Standard Specifications (1), (2) (Part 2 of 2)**

I/O Standard	$V_{CCIO}$ (V) (3)			$V_{ID}$ (mV)			$V_{ICM(DC)}$ (V)			$V_{OD}$ (V) (4)			$V_{OCM}$ (V) (4)		
	Min	Typ	Max	Min	Condition	Max	Min	Condition	Max	Min	Typ	Max	Min	Typ	Max
BLVDS (8)	2.375	2.5	2.625	100	—	—	—	—	—	—	—	—	—	—	—

**Notes to Table 1–22:**

- (1) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (2) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in “Transceiver Performance Specifications” on page 1–16.
- (3) Differential clock inputs in column I/O are powered by  $V_{CC\_CLKIN}$  which requires 2.5 V. Differential inputs that are not on clock pins in column I/O are powered by  $V_{CCPD}$  which requires 2.5 V. All differential inputs in row I/O banks are powered by  $V_{CCPD}$  which requires 2.5V.
- (4) RL range:  $90 \leq RL \leq 110 \Omega$ .
- (5) The receiver voltage input range for the data rate when  $D_{MAX} > 700$  Mbps is  $1.0 \text{ V} \leq V_{IN} \leq 1.6 \text{ V}$ .  
The receiver voltage input range for the data rate when  $D_{MAX} \leq 700$  Mbps is zero  $V \leq V_{IN} \leq 1.85 \text{ V}$ .
- (6) The receiver voltage input range for the data rate when  $D_{MAX} > 700$  Mbps is  $0.85 \text{ V} \leq V_{IN} \leq 1.75 \text{ V}$ .  
The receiver voltage input range for the data rate when  $D_{MAX} \leq 700$  Mbps is  $0.45 \text{ V} \leq V_{IN} \leq 1.95 \text{ V}$ .
- (7) Column and row I/O banks support LVPECL I/O standards for input operation only on dedicated clock input pins.
- (8) For more information about BLVDS interface support in Altera devices, refer to *AN522: Implementing Bus LVDS Interfaces in Supported Altera Device Families*.

## Power Consumption

Altera offers two ways to estimate power consumption for a design the Excel-based Early Power Estimator and the Quartus® II PowerPlay Power Analyzer feature.



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

## Switching Characteristics

This section provides performance characteristics of Stratix IV core and periphery blocks for commercial, industrial, and military grade devices.

The final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

## Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 1–23 lists the Stratix IV GX transceiver specifications.

**Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 1 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade <sup>(1)</sup>			–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
<b>Reference Clock</b>												
Supported I/O Standards	1.2 V PCML, 1.4 V PCML 1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(4)</sup> , LVDS, HCSL											
Input frequency from REFCLK input pins	—	50	—	697	50	—	697	50	—	637.5	MHz	
Phase frequency detector (CMU PLL and receiver CDR)	—	50	—	425	50	—	325	50	—	325	MHz	
Absolute $V_{MAX}$ for a REFCLK pin	—	—	—	1.6	—	—	1.6	—	—	1.6	V	
Operational $V_{MAX}$ for a REFCLK pin	—	—	—	1.5	—	—	1.5	—	—	1.5	V	
Absolute $V_{MIN}$ for a REFCLK pin	—	-0.4	—	—	-0.4	—	—	-0.4	—	—	V	
Rise/fall time <sup>(21)</sup>	—	—	—	0.2	—	—	0.2	—	—	0.2	UI	
Duty cycle	—	45	—	55	45	—	55	45	—	55	%	
Peak-to-peak differential input voltage	—	200	—	1600	200	—	1600	200	—	1600	mV	
Spread-spectrum modulating clock frequency	PCIe	30	—	33	30	—	33	30	—	33	kHz	
Spread-spectrum downspread	PCIe	—	0 to -0.5%	—	—	0 to -0.5%	—	—	0 to -0.5%	—	—	
On-chip termination resistors	—	—	100	—	—	100	—	—	100	—	Ω	
$V_{ICM}$ (AC coupled)	—	$1100 \pm 10\%$			$1100 \pm 10\%$			$1100 \pm 10\%$			mV	
$V_{ICM}$ (DC coupled)	HCSL I/O standard for PCIe reference clock	250	—	550	250	—	550	250	—	550	mV	

**Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 2 of 9)**

Symbol/ Description	Conditions	–2 Commercial/ Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade (1)			–3 Military (2) and –4 Commercial/Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Transmitter REFCLK Phase Noise	10 Hz	—	—	-50	—	—	-50	—	—	-50	dBc/Hz
	100 Hz	—	—	-80	—	—	-80	—	—	-80	dBc/Hz
	1 KHz	—	—	-110	—	—	-110	—	—	-110	dBc/Hz
	10 KHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz
	100 KHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz
	≥ 1 MHz	—	—	-130	—	—	-130	—	—	-130	dBc/Hz
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3)	10 KHz to 20 MHz	—	—	3	—	—	3	—	—	3	ps
R <sub>REF</sub>	—	—	2000 ± 1%	—	—	2000 ± 1%	—	—	2000 ± 1%	—	Ω
<b>Transceiver Clocks</b>											
Calibration block clock frequency	—	10	—	125	10	—	125	10	—	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	—	—	125	—	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 (5)	—	50	2.5/ 37.5 (5)	—	50	2.5/ 37.5 (5)	—	50	—
Delta time between reconfig_clks (19)	—	—	—	2	—	—	2	—	—	2	ms
Transceiver block minimum power-down (gxb_powerdown) pulse width	—	1	—	—	1	—	—	1	—	—	μs
<b>Receiver</b>											
Supported I/O Standards	1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS										
Data rate (Single width, non-PMA Direct) (23)	—	600	—	3750	600	—	3750	600	—	3750	Mbps
Data rate (Double width, non-PMA Direct) (23)	—	1000	—	8500	1000	—	6500	1000	—	6375 (22)	Mbps
Data rate (Single width, PMA Direct) (23)	—	600	—	3250	600	—	3250	600	—	3250	Mbps

**Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 3 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade <sup>(1)</sup>			–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data rate (Double width, PMA Direct) <sup>(23)</sup>	—	1000	—	6500	1000	—	6500	1000	—	6375	Mbps
Absolute $V_{MAX}$ for a receiver pin <sup>(6)</sup>	—	—	—	1.6	—	—	1.6	—	—	1.6	V
Operational $V_{MAX}$ for a receiver pin	—	—	—	1.5	—	—	1.5	—	—	1.5	V
Absolute $V_{MIN}$ for a receiver pin	—	-0.4	—	—	-0.4	—	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	—	—	1.6	V
Maximum peak-to-peak differential input voltage $V_{ID}$ (diff p-p) after device configuration	$V_{ICM} = 0.82$ V setting	—	—	2.7	—	—	2.7	—	—	2.7	V
	$V_{ICM} = 1.1$ V setting <sup>(7)</sup>	—	—	1.6	—	—	1.6	—	—	1.6	V
Minimum differential eye opening at receiver serial input pins <sup>(20)</sup>	Data Rate = 600 Mbps to 5 Gbps Equalization = 0 DC gain = 0 dB	100	—	—	100	—	—	165	—	—	mV
	Data Rate > 5 Gbps Equalization = 0 DC gain = 0 dB	165	—	—	165	—	—	165	—	—	mV
$V_{ICM}$	$V_{ICM} = 0.82$ V setting	$820 \pm 10\%$			$820 \pm 10\%$			$820 \pm 10\%$			mV
	$V_{ICM} = 1.1$ V setting <sup>(7)</sup>	$1100 \pm 10\%$			$1100 \pm 10\%$			$1100 \pm 10\%$			mV
Receiver DC Coupling Support	—	For more information about receiver DC coupling support, refer to the “DC-Coupled Links” section in the <i>Transceiver Architecture in Stratix IV Devices</i> chapter.									
Differential on-chip termination resistors	85- $\Omega$ setting	$85 \pm 20\%$		$85 \pm 20\%$		$85 \pm 20\%$		$85 \pm 20\%$		$\Omega$	
	100- $\Omega$ setting	$100 \pm 20\%$		$100 \pm 20\%$		$100 \pm 20\%$		$100 \pm 20\%$		$\Omega$	
	120- $\Omega$ setting	$120 \pm 20\%$		$120 \pm 20\%$		$120 \pm 20\%$		$120 \pm 20\%$		$\Omega$	
	150- $\Omega$ setting	$150 \pm 20\%$		$150 \pm 20\%$		$150 \pm 20\%$		$150 \pm 20\%$		$\Omega$	

**Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 4 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade <sup>(1)</sup>			–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Differential and common mode return loss	PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, Serial RapidIO SR/LR, CPRI LV/HV, OBSAI, SATA	Compliant						—				
Programmable PPM detector <sup>(8)</sup>	—	$\pm 62.5, 100, 125, 200, 250, 300, 500, 1000$						ppm				
Run length	—	—	—	200	—	—	200	—	—	200	UI	
Programmable equalization <sup>(18)</sup>	—	—	—	16	—	—	16	—	—	16	dB	
$t_{LTR}$ <sup>(9)</sup>	—	—	—	75	—	—	75	—	—	75	$\mu s$	
$t_{LTR\_LTD\_Manual}$ <sup>(10)</sup>	—	15	—	—	15	—	—	15	—	—	$\mu s$	
$t_{LTD\_Manual}$ <sup>(11)</sup>	—	—	—	4000	—	—	4000	—	—	4000	ns	
$t_{LTD\_Auto}$ <sup>(12)</sup>	—	4000	—	—	4000	—	—	4000	—	—	ns	
Receiver CDR 3 dB Bandwidth in lock-to-data (LTD) mode	PCIe Gen1	20 - 35						MHz				
	PCIe Gen2	40 - 65						MHz				
	(OIF) CEI PHY at 6.375 Gbps	20 - 35						MHz				
	XAUI	10 - 18						MHz				
	Serial RapidIO 1.25 Gbps	10 - 18						MHz				
	Serial RapidIO 2.5 Gbps	10 - 18						MHz				
	Serial RapidIO 3.125 Gbps	6 - 10						MHz				
	GIGE	6 - 10						MHz				
	SONET OC12	3 - 6						MHz				
	SONET OC48	14 - 19						MHz				
Receiver buffer and CDR offset cancellation time (per channel)	—	—	—	18500	—	—	18500	—	—	18500	reconfig_clk cycles	

**Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 5 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade <sup>(1)</sup>			–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Programmable DC gain	DC Gain Setting = 0	—	0	—	—	0	—	—	0	—	dB
	DC Gain Setting = 1	—	3	—	—	3	—	—	3	—	dB
	DC Gain Setting = 2	—	6	—	—	6	—	—	6	—	dB
	DC Gain Setting = 3	—	9	—	—	9	—	—	9	—	dB
	DC Gain Setting = 4	—	12	—	—	12	—	—	12	—	dB
EyeQ Data Rate	—	600	—	3250	600	—	3250	600	—	3250	Mbps
AEQ Data Rate	min $V_{ID}$ (diff p-p) outer envelope = 600 mV 8B/10B encoded data	2500	—	6500	2500	—	6500	—	—	—	Mbps
Decision Feedback Equalizer (DFE) Data Rate	min $V_{ID}$ (diff p-p) outer envelope = 500 mV	3125	—	6500	3125	—	6500	—	—	—	Mbps
<b>Transmitter</b>											
Supported I/O Standards	1.4 V PCML, 1.5 V PCML										
Data rate (Single width, non-PMA Direct)	—	600	—	3750	600	—	3750	600	—	3750	Mbps
Data rate (Double width, non-PMA Direct)	—	1000	—	8500	1000	—	6500	1000	—	6375 <sup>(22)</sup>	Mbps
Data rate (Single width, PMA Direct)	—	600	—	3250	600	—	3250	600	—	3250	Mbps
Data rate (Double width, PMA Direct) <sup>(13)</sup>	—	1000	—	6500	1000	—	6500	1000	—	6375	Mbps
$V_{OCM}$	0.65 V setting	—	650	—	—	650	—	—	650	—	mV
Differential on-chip termination resistors	85- $\Omega$ setting	85 ± 15%			85 ± 15%			85 ± 15%			$\Omega$
	100- $\Omega$ setting	100 ± 15%			100 ± 15%			100 ± 15%			$\Omega$
	120- $\Omega$ setting	120 ± 15%			120 ± 15%			120 ± 15%			$\Omega$
	150- $\Omega$ setting	150 ± 15%			150 ± 15%			150 ± 15%			$\Omega$

**Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 6 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade <sup>(1)</sup>			–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Differential and common mode return loss	PCIe Gen1 and Gen2 (TX $V_{OD}=4$ ), XAUI (TX $V_{OD}=6$ ), HiGig+ (TX $V_{OD}=6$ ), CEI SR/LR (TX $V_{OD}=8$ ), Serial RapidIO SR ( $V_{OD}=6$ ), Serial RapidIO LR ( $V_{OD}=8$ ), CPRI LV ( $V_{OD}=6$ ), CPRI HV ( $V_{OD}=2$ ), OBSAI ( $V_{OD}=6$ ), SATA ( $V_{OD}=4$ ),							Compliant			—
Rise time <sup>(14)</sup>	—	50	—	200	50	—	200	50	—	200	ps
Fall time <sup>(14)</sup>	—	50	—	200	50	—	200	50	—	200	ps
XAUI rise time	—	60	—	130	60	—	130	60	—	130	ps
XAUI fall time	—	60	—	130	60	—	130	60	—	130	ps
Intra-differential pair skew	—	—	—	15	—	—	15	—	—	15	ps
Intra-transceiver block transmitter channel-to-channel skew	×4 PMA and PCS bonded mode Example: XAUI, PCIe ×4, Basic ×4	—	—	120	—	—	120	—	—	120	ps
Inter-transceiver block transmitter channel-to-channel skew	×8 PMA and PCS bonded mode Example: PCIe ×8, Basic ×8	—	—	500	—	—	500	—	—	500	ps

**Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 7 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade <sup>(1)</sup>			–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Inter-transceiver block skew in Basic (PMA Direct) ×N mode <sup>(15)</sup>	N < 18 channels located across three transceiver blocks with the source CMU PLL located in the center transceiver block	—	—	400	—	—	400	—	—	400	ps
	N ≥ 18 channels located across four transceiver blocks with the source CMU PLL located in one of the two center transceiver blocks	—	—	650	—	—	650	—	—	650	ps
<b>CMU0 PLL and CMU1 PLL</b>											
Supported Data Range	—	600	—	8500	600	—	6500	600	—	6375	Mbps
pll_powerdown minimum pulse width (tpll_powerdown)	—	1									μs
CMU PLL lock time from pll_powerdown de-assertion	—	—	—	100	—	—	100	—	—	100	μs

**Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 8 of 9)**

Symbol/ Description	Conditions	–2 Commercial/ Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade <sup>(1)</sup>			–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade		
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max
-3 dB Bandwidth	PCIe Gen1				2.5 - 3.5					
	PCIe Gen2				6 - 8					
	(OIF) CEI PHY at 4.976 Gbps				7 - 11					
	(OIF) CEI PHY at 6.375 Gbps				5 - 10					
	XAUI				2 - 4					
	Serial RapidIO 1.25 Gbps				3 - 5.5					
	Serial RapidIO 2.5 Gbps				3 - 5.5					
	Serial RapidIO 3.125 Gbps				2 - 4					
	GIGE				2.5 - 4.5					
	SONET OC12				1.5 - 2.5					
	SONET OC48				3.5 - 6					
<b>ATX PLL (6G)</b>										
Supported Data Range <sup>(16)</sup>	/L = 1	4800-5400 and 6000-6500			4800-5400 and 6000-6500			4800-5400 and 6000-6375		
	/L = 2	2400-2700 and 3000-3250			2400-2700 and 3000-3250			2400-2700 and 3000-3187.5		
	/L = 4	1200-1350 and 1500-1625			1200-1350 and 1500-1625			1200-1350 and 1500-1593.75		
-3 dB Bandwidth	PCIe Gen 2	1.5			1.5			—		
	(OIF) CEI PHY at 6.375 Gbps	3 - 4.5			3 - 4.5			—		
<b>Transceiver-FPGA Fabric Interface</b>										
Interface speed (non-PMA Direct)	—	25	—	325	25	—	325	25	—	250
Interface speed (PMA Direct)	—	50	—	325	50	—	325	50	—	325
										MHz

**Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 9 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2x Commercial Speed Grade <sup>(1)</sup>			–3 Military <sup>(2)</sup> and –4 Commercial/Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Digital reset pulse width	—	Minimum is two parallel clock cycles									—

**Notes to Table 1–23:**

- (1) The –2x speed grade is the fastest speed grade offered in the following Stratix IV GX devices: EP4SGX70DF29, EP4SGX110DF29, EP4SGX110FF35, EP4SGX230DF29, EP4SGX110FF35, EP4SGX180DF29, EP4SGX230FF35, EP4SGX290FF35, EP4SGX180FF35, EP4SGX290FH29, EP4SGX360FF35, and EPSGX360FH29.
- (2) Stratix IV GX devices in military speed grade only support selected transceiver configuration up to 3125 Mbps. For more information, contact Altera sales representative.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at f (MHz) = REFCLK rms phase jitter at 100 MHz \* 100/f.
- (4) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
- (5) The minimum reconfig\_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum reconfig\_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode. For more information, refer to the *Dynamic Reconfiguration in Stratix IV Devices* chapter.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX V<sub>ICM</sub> setting if the input serial data standard is LVDS.
- (8) The rate matcher supports only up to  $\pm 300$  parts per million (ppm).
- (9) Time taken to rx\_pll\_locked goes high from rx\_analogreset de-assertion. Refer to [Figure 1–2 on page 1–33](#).
- (10) Time for which the CDR must be kept in lock-to-reference (LTR) mode after rx\_pll\_locked goes high and before rx\_locktodata is asserted in manual mode. Refer to [Figure 1–2 on page 1–33](#).
- (11) Time taken to recover valid data after the rx\_locktodata signal is asserted in manual mode. Refer to [Figure 1–2 on page 1–33](#).
- (12) Time taken to recover valid data after the rx\_freqlocked signal goes high in automatic mode. Refer to [Figure 1–3 on page 1–33](#).
- (13) A GPLL may be required to meet the PMA-FPGA fabric interface timing above certain data rates. For more information, refer to the “Left/Right PLL Requirements in Basic (PMA Direct) Mode” section in the *Transceiver Clocking in Stratix IV Devices* chapter.
- (14) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (15) For applications that require low transmit lane-to-lane skew, use Basic (PMA Direct) xN to achieve PMA-Only bonding across all channels in the link. You can bond all channels on one side of the device by configuring them in Basic (PMA Direct) xN mode. For more information about clocking requirements in this mode, refer to the “Basic (PMA Direct) Mode Clocking” section in the *Transceiver Clocking in Stratix IV Devices* chapter.
- (16) The Quartus II software automatically selects the appropriate /L divider depending on the configured data.
- (17) The maximum transceiver-FPGA fabric interface speed of 265.625 MHz is allowed only in Basic low-latency PCS mode with a 32-bit interface width. For more information, refer to the “Basic Double-Width Mode Configurations” section in the *Transceiver Architecture in Stratix IV Devices* chapter.
- (18) [Figure 1–1](#) shows the AC gain curves for each of the 16 available equalization settings.
- (19) If your design uses more than one dynamic reconfiguration controller (`altgx_reconfig`) instances to control the transceiver (`altgx`) channels physically located on the same side of the device AND if you use different `reconfig_clk` sources for these `altgx_reconfig` instances, the delta time between any two of these `reconfig_clk` sources becoming stable must not exceed the maximum specification listed.
- (20) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level. Use H-Spice simulation to derive the minimum eye opening requirement with **Receiver Equalization** enabled.
- (21) The rise and fall time transition is specified from 20% to 80%.
- (22) Stratix IV GX devices in -4 speed grade support Basic mode and deterministic latency mode transceiver configurations up to 6375 Mbps. These configurations are shown in the figures 1-90, 1-92, 1-94, 1-96, and 1-101 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- (23) To support data rates lower than 600-Mbps specification through oversampling, use the CDR in LTR mode only.

Figure 1–1 shows the top-to-bottom AC gain curve for equalization settings 0 to 15.

**Figure 1–1. AC Gain Curves for Equalization Settings 0 to 15 (Bottom to Top)**




Table 1–24 lists the Stratix IV GT transceiver specifications.

**Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 1 of 8)**

Symbol/ Description	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			–3 Industrial Speed Grade			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
<b>Reference Clock</b>												
Supported I/O Standards		1.2 V PCML, 1.4 V PCML, 1.5 V PCML, 2.5 V PCML, Differential LVPECL <sup>(3)</sup> , LVDS										
Input frequency from REFCLK input pins	—	50	—	706.25	50	—	706.25	50	—	706.25	MHz	
Phase frequency detector (CMU PLL and receiver CDR)	—	50	—	425	50	—	425	50	—	425	MHz	
Absolute $V_{MAX}$ for a REFCLK pin	—	—	—	1.6	—	—	1.6	—	—	1.6	V	
Operational $V_{MAX}$ for a REFCLK pin	—	—	—	1.5	—	—	1.5	—	—	1.5	V	
Absolute $V_{MIN}$ for a REFCLK pin	—	-0.3	—	—	-0.3	—	—	-0.3	—	—	V	

**Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 2 of 8)**

<b>Symbol/ Description</b>	<b>Conditions</b>	<b>-1 Industrial Speed Grade</b>			<b>-2 Industrial Speed Grade</b>			<b>-3 Industrial Speed Grade</b>			<b>Unit</b>
		<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
Rise/fall time	—	—	—	0.2	—	—	0.2	—	—	0.2	UI
Duty cycle	—	45	—	55	45	—	55	45	—	55	%
Peak-to-peak differential input voltage	—	200	—	1200	200	—	1200	200	—	1200	mV
On-chip termination resistors	—	—	100	—	—	100	—	—	100	—	Ω
V <sub>ICM</sub>	—	1200 ± 10%			1200 ± 10%			1200 ± 10%			mV
Transmitter REFCLK Phase Noise	10 Hz	—	—	-50	—	—	-50	—	—	-50	dBc/Hz
	100 Hz	—	—	-80	—	—	-80	—	—	-80	dBc/Hz
	1 KHz	—	—	-110	—	—	-110	—	—	-110	dBc/Hz
	10 KHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz
	100 KHz	—	—	-120	—	—	-120	—	—	-120	dBc/Hz
	≥ 1 MHz	—	—	-130	—	—	-130	—	—	-130	dBc/Hz
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK <sup>(2)</sup>	10 KHz to 20 MHz	—	—	3	—	—	3	—	—	3	ps
R <sub>REF</sub>	—	—	—	2000 ± 1%	—	2000 ± 1%	—	—	2000 ± 1%	—	Ω
<b>Transceiver Clocks</b>											
Calibration block clock frequency	—	10	—	125	10	—	125	10	—	125	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/37.5 <sup>(1)</sup>	—	—	2.5/37.5 <sup>(1)</sup>	—	50	2.5/37.5 <sup>(1)</sup>	—	50	MHz
fixedclk clock frequency	PCIe Receiver Detect	—	125	—	—	125	—	—	125	—	MHz
Delta time between reconfig_clks <sup>(15)</sup>	—	—	—	2	—	—	2	—	—	2	ms
Transceiver block minimum (gxb_powerdown) power-down pulse width	—	—	1	—	—	1	—	—	1	—	μs
<b>Receiver</b>											
Supported I/O Standards	1.4 V PCML, 1.5 V PCML, 2.5 V PCML, LVPECL, LVDS										
Data rate (Single width, non-PMA Direct) <sup>(16)</sup>	—	600	—	3750	600	—	3750	600	—	3750	Mbps

**Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 3 of 8)**

Symbol/ Description	Conditions	-1 Industrial Speed Grade			-2 Industrial Speed Grade			-3 Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Data rate (Double width, non-PMA Direct) <sup>(16)</sup>	—	1000	—	11300	1000	-	10312.5	1000	—	8500	Mbps
Data rate (Single width, PMA Direct) <sup>(16)</sup>	—	600	-	3250	600	-	3250	600	—	3250	Mbps
Data rate (Double width, PMA Direct) <sup>(16)</sup>	—	1000	-	6500	1000	-	6500	1000	—	6500	Mbps
Absolute V <sub>MAX</sub> for a receiver pin <sup>(4)</sup>	—	—	—	1.6	—	—	1.6	—	—	1.6	V
Operational V <sub>MAX</sub> for a receiver pin	—	—	—	1.5	—	—	1.5	—	—	1.5	V
Absolute V <sub>MIN</sub> for a receiver pin	—	—	-0.4	—	-0.4	—	—	-0.4	—	—	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) before device configuration	—	—	—	1.6	—	—	1.6	—	—	1.6	V
Maximum peak-to-peak differential input voltage V <sub>ID</sub> (diff p-p) after device configuration	V <sub>ICM</sub> = 0.82 V setting	—	—	2.7	—	—	2.7	—	—	2.7	V
	V <sub>ICM</sub> = 1.2 V setting <sup>(5)</sup>	—	—	1.2	—	—	1.2	—	—	1.2	V
Minimum differential eye opening at the receiver serial input pins for data rates $\leq$ 10.3125 Gbps.	Equalization = 0 <sup>(6)</sup> DC gain = 0 dB	85	—	—	85	—	—	85	—	—	mV
Minimum differential eye opening at the receiver serial input pins for data rates > 10.3125 Gbps.	Equalization = 0 <sup>(6)</sup> DC gain = 0 dB	165	—	—	—	—	—	—	—	—	mV
V <sub>ICM</sub>	V <sub>ICM</sub> = 0.82 V setting	820 $\pm$ 10%			820 $\pm$ 10%			820 $\pm$ 10%			mV
	V <sub>ICM</sub> = 1.2 V setting <sup>(5)</sup>	1200 $\pm$ 10%			1200 $\pm$ 10%			1200 $\pm$ 10%			mV

**Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 4 of 8)**

Symbol/ Description	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			–3 Industrial Speed Grade			Unit						
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max							
Differential on-chip termination resistors	85- $\Omega$ setting	85 $\pm$ 20%			85 $\pm$ 20%			85 $\pm$ 20%			$\Omega$						
	100- $\Omega$ setting	100 $\pm$ 20%			100 $\pm$ 20%			100 $\pm$ 20%			$\Omega$						
	120- $\Omega$ setting	120 $\pm$ 20%			120 $\pm$ 20%			120 $\pm$ 20%			$\Omega$						
	150- $\Omega$ setting	150 $\pm$ 20%			150 $\pm$ 20%			150 $\pm$ 20%			$\Omega$						
Differential and common mode return loss	PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, Serial RapidIO SR/LR, CPRI LV/HV, OBSAI, SATA	Compliant															
Programmable PPM detector <sup>(7)</sup>	—	—	$\pm$ 62.5, 100, 125, 200, 250, 300, 500, 1000								ppm						
Run length	—	—	—	200	—	—	200	—	—	200	UI						
Programmable equalization	—	—	—	16	—	—	16	—	—	16	dB						
$t_{LTR}$ <sup>(8)</sup>	—	—	—	75	—	—	75	—	—	75	$\mu$ s						
$t_{LTD\_LTD\_Manual}$ <sup>(9)</sup>	—	15	—	—	15	—	—	15	—	—	$\mu$ s						
$t_{LTD\_Manual}$ <sup>(10)</sup>	—	—	—	4000	—	—	4000	—	—	4000	ns						
$t_{LTD\_Auto}$ <sup>(11)</sup>	—	4000	—	—	4000	—	—	4000	—	—	ns						
Receiver buffer and CDR offset cancellation time (per channel)	—	—	—	17000	—	—	17000	—	—	17000	reconfig_clk cycles						
Programmable DC gain	DC Gain Setting = 0	—	0	—	—	0	—	—	0	—	dB						
	DC Gain Setting = 1	—	3	—	—	3	—	—	3	—	dB						
	DC Gain Setting = 2	—	6	—	—	6	—	—	6	—	dB						
	DC Gain Setting = 3	—	9	—	—	9	—	—	9	—	dB						
	DC Gain Setting = 4	—	12	—	—	12	—	—	12	—	dB						
EyeQ Max Data Rate	—	—	—	4.0	—	—	4.0	—	—	4.0	Gbps						

**Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 5 of 8)**

Symbol/ Description	Conditions	-1 Industrial Speed Grade			-2 Industrial Speed Grade			-3 Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
AEQ Data Rate	min $V_{ID}$ (diff p-p) outer envelope = 600 mV 8B/10B encoded data	2500	—	6500	2500	—	6500	—	—	—	Mbps
Decision Feedback Equalizer (DFE) Data Rate	min $V_{ID}$ (diff p-p) outer envelope = 600 mV	3125	—	6500	3125	—	6500	—	—	—	Mbps
<b>Transmitter</b>											
Supported I/O Standards	1.4 V PCML										
Data rate (Single width, non-PMA Direct)	—	600	—	3750	600	—	3750	600	—	3750	Mbps
Data rate (Double width, non-PMA Direct)	—	1000	—	11300	1000	—	10312.5	1000	—	8500	Mbps
Data rate (Single width, PMA Direct)	—	600	—	3250	600	—	3250	600	—	3250	Mbps
Data rate (Double width, PMA Direct) <a href="#">(12)</a>	—	1000	—	6500	1000	—	6500	1000	—	6500	Mbps
$V_{OCM}$	0.65 V setting	—	650	—	—	650	—	—	650	—	mV
Differential on-chip termination resistors	85- $\Omega$ setting	85 $\pm$ 15%			85 $\pm$ 15%			85 $\pm$ 15%			$\Omega$
	100- $\Omega$ setting	100 $\pm$ 15%			100 $\pm$ 15%			100 $\pm$ 15%			$\Omega$
	120- $\Omega$ setting	120 $\pm$ 15%			120 $\pm$ 15%			120 $\pm$ 15%			$\Omega$
	150- $\Omega$ setting	150 $\pm$ 15%			150 $\pm$ 15%			150 $\pm$ 15%			$\Omega$

**Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 6 of 8)**

Symbol/ Description	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			–3 Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Differential and common mode return loss	PCIe Gen1 and Gen2 (TX $V_{OD}=4$ ), XAUI (TX $V_{OD}=6$ ), HiGig+ (TX $V_{OD}=6$ ), CEI SR/LR (TX $V_{OD}=8$ ), Serial RapidIO SR ( $V_{OD}=6$ ), Serial RapidIO LR ( $V_{OD}=8$ ), CPRI LV ( $V_{OD}=6$ ), CPRI HV ( $V_{OD}=2$ ), OBSAI ( $V_{OD}=6$ ), SATA ( $V_{OD}=4$ ),							Compliant			—
Rise time <sup>(13)</sup>	—	50	—	200	50	—	200	50	—	200	ps
Fall time <sup>(13)</sup>	—	50	—	200	50	—	200	50	—	200	ps
XAUI rise time	—	60	—	130	60	—	130	60	—	130	ps
XAUI fall time	—	60	—	130	60	—	130	60	—	130	ps
Intra-differential pair skew	—	—	—	15	—	—	15	—	—	15	ps
Intra-transceiver block transmitter channel-to-channel skew	×4 PMA and PCS bonded mode Example: XAUI, PCIe, ×4, Basic ×4	—	—	120	—	—	120	—	—	120	ps
Inter-transceiver block transmitter channel-to-channel skew	×8 PMA and PCS bonded mode Example: PCIe ×8, Basic ×8	—	—	500	—	—	500	—	—	500	ps

**Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 7 of 8)**

Symbol/ Description	Conditions	-1 Industrial Speed Grade			-2 Industrial Speed Grade			-3 Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Inter-transceiver block skew in Basic (PMA Direct) ×N mode <a href="#">(14)</a>	N < 18 channels located across three transceiver blocks with the source CMU PLL located in the center transceiver block	—	—	400	—	—	400	—	—	400	ps
	N ≥ 18 channels located across four transceiver blocks with the source CMU PLL located in one of the two center transceiver blocks	—	—	650	—	—	650	—	—	650	ps
<b>CMU PLL0 and CMU PLL1</b>											
Supported data range	—	600	—	11300	600	—	10312.5	600	—	8500	Mbps
CMU PLL lock time from pll_powerdown de-assertion	—	—	—	100	—	—	100	—	—	100	μs
<b>ATX PLL (6G)</b>											
Supported Data Range	/L = 1	4800-5400 and 6000-6500			4800-5400 and 6000-6500			4800-5400 and 6000-6500			
	/L = 2	2400-2700 and 3000-3250			2400-2700 and 3000-3250			2400-2700 and 3000-3250			
	/L = 4	1200-1350 and 1500-1625			1200-1350 and 1500-1625			1200-1350 and 1500-1625			
<b>ATX PLL (10G)</b>											
Supported Data Range	—	9900	—	11300	9900	—	10312.5	—	—	—	Mbps
<b>Transceiver-FPGA Fabric Interface</b>											
Interface speed (non-PMA Direct)	—	25	—	325	25	—	325	25	—	265.625	MHz
Interface speed (PMA Direct)	—	50	—	325	50	—	325	50	—	325	MHz

**Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 8 of 8)**

Symbol/ Description	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			–3 Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Digital reset pulse width	—	Minimum is two parallel clock cycles									—

**Notes to Table 1–24:**

- (1) The minimum `reconfig_clk` frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter Only** mode. The minimum `reconfig_clk` frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode. For more information, refer to the *Dynamic Reconfiguration in Stratix IV Devices* chapter.
- (2) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at  $f$  (MHz) = REFCLK rms phase jitter at 100 MHz \*  $100/f$ .
- (3) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
- (4) The device cannot tolerate prolonged operation at this absolute maximum.
- (5) You must use the 1.2-V RXV<sub>ICM</sub> setting if the input serial data standard is LVDS.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level. Use H-Spice simulation to derive the minimum eye opening requirement with **Receiver Equalization** enabled.
- (7) The rate matcher supports only up to  $\pm 300$  ppm.
- (8) Time taken to `rx_pll_locked` goes high from `rx_analogreset` de-assertion. Refer to [Figure 1–2 on page 1–33](#).
- (9) Time for which the CDR must be kept in lock-to-reference mode after `rx_pll_locked` goes high and before `rx_locktodata` is asserted in manual mode. Refer to [Figure 1–2 on page 1–33](#).
- (10) Time taken to recover valid data after the `rx_locktodata` signal is asserted in manual mode. Refer to [Figure 1–2 on page 1–33](#).
- (11) Time taken to recover valid data after the `rx_freqlocked` signal goes high in automatic mode. Refer to [Figure 1–3 on page 1–33](#).
- (12) A GPLL may be required to meet the PMA-FPGA fabric interface timing above certain data rates. For more information, refer to the “Left/Right PLL Requirements in Basic (PMA Direct) Mode” section in the *Transceiver Clocking in Stratix IV Devices* chapter.
- (13) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (14) For applications that require low transmit lane-to-lane skew, use Basic (PMA Direct) xN to achieve PMA-Only bonding across all channels in the link. You can bond all channels on one side of the device by configuring them in Basic (PMA Direct) xN mode. For more information about clocking requirements in this mode, refer to the “Basic (PMA Direct) Mode Clocking” section in the *Transceiver Clocking in Stratix IV Devices* chapter.
- (15) If your design uses more than one dynamic reconfiguration controller (`altgx_reconfig`) instances to control the transceiver (`altgx`) channels physically located on the same side of the device AND if you use different `reconfig_clk` sources for these `altgx_reconfig` instances, the delta time between any two of these `reconfig_clk` sources becoming stable must not exceed the maximum specification listed.
- (16) To support data rates lower than 600-Mbps specification through oversampling, use the CDR in LTR mode only.

Figure 1–2 shows the lock time parameters in manual mode.

 LTD = Lock-To-Data; LTR = Lock-To-Reference

**Figure 1–2. Lock Time Parameters for Manual Mode**




Figure 1–3 shows the lock time parameters in automatic mode.

**Figure 1–3. Lock Time Parameters for Automatic Mode**




Table 1–25 through Table 1–28 lists the typical differential  $V_{OD}$  termination settings for Stratix IV GX and GT devices.

**Table 1–25. Typical  $V_{OD}$  Setting, TX Term = 85  $\Omega$**

Symbol	$V_{OD}$ Setting (mV)							
	0	1	2	3	4	5	6	7
$V_{OD}$ differential peak-to-peak Typical (mV)	170 $\pm$ 20%	340 $\pm$ 20%	510 $\pm$ 20%	595 $\pm$ 20%	680 $\pm$ 20%	765 $\pm$ 20%	850 $\pm$ 20%	1020 $\pm$ 20%

**Table 1–26. Typical  $V_{OD}$  Setting, TX Term = 100  $\Omega$**

Symbol	$V_{OD}$ Setting (mV)							
	0	1	2	3	4	5	6	7
$V_{OD}$ differential peak-to-peak Typical (mV)	200 $\pm$ 20%	400 $\pm$ 20%	600 $\pm$ 20%	700 $\pm$ 20%	800 $\pm$ 20%	900 $\pm$ 20%	1000 $\pm$ 20%	1200 $\pm$ 20%

**Table 1–27. Typical  $V_{OD}$  Setting, TX Term = 120  $\Omega$**

Symbol	$V_{OD}$ Setting (mV)						
	0	1	2	3	4	5	6
$V_{OD}$ differential peak-to-peak Typical (mV)	240 $\pm$ 20%	480 $\pm$ 20%	720 $\pm$ 20%	840 $\pm$ 20%	960 $\pm$ 20%	1080 $\pm$ 20%	1200 $\pm$ 20%

**Table 1–28. Typical  $V_{OD}$  Setting, TX Term = 150  $\Omega$**

Symbol	$V_{OD}$ Setting (mV)					
	0	1	2	3	4	5
$V_{OD}$ differential peak-to-peak Typical (mV)	300 $\pm$ 20%	600 $\pm$ 20%	900 $\pm$ 20%	1050 $\pm$ 20%	1200 $\pm$ 20%	1350 $\pm$ 20%

Table 1–29 lists typical transmitter pre-emphasis levels in dB for the first post tap under the following conditions (low-frequency data pattern [five 1s and five 0s] at 6.25 Gbps). The levels listed in Table 1–29 are a representation of possible pre-emphasis levels under the specified conditions only and that the pre-emphasis levels may change with data pattern and data rate.



To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the [Stratix IV HSSI HSPICE](#) models.

**Table 1–29. Transmitter Pre-Emphasis Levels for Stratix IV Devices (Part 1 of 2)**

Pre-Emphasis 1st Post-Tap Setting	$V_{OD}$ Setting							
	0	1	2	3	4	5	6	7
0	0	0	0	0	0	0	0	0
1	N/A	0.7	0	0	0	0	0	0
2	N/A	1	0.3	0	0	0	0	0
3	N/A	1.5	0.6	0	0	0	0	0

**Table 1–29. Transmitter Pre-Emphasis Levels for Stratix IV Devices (Part 2 of 2)**

Pre-Emphasis 1st Post-Tap Setting	V <sub>OD</sub> Setting							
	0	1	2	3	4	5	6	7
4	N/A	2	0.7	0.3	0	0	0	0
5	N/A	2.7	1.2	0.5	0.3	0	0	0
6	N/A	3.1	1.3	0.8	0.5	0.2	0	0
7	N/A	3.7	1.8	1.1	0.7	0.4	0.2	0
8	N/A	4.2	2.1	1.3	0.9	0.6	0.3	0
9	N/A	4.9	2.4	1.6	1.2	0.8	0.5	0.2
10	N/A	5.4	2.8	1.9	1.4	1	0.7	0.3
11	N/A	6	3.2	2.2	1.7	1.2	0.9	0.4
12	N/A	6.8	3.5	2.6	1.9	1.4	1.1	0.6
13	N/A	7.5	3.8	2.8	2.1	1.6	1.2	0.6
14	N/A	8.1	4.2	3.1	2.3	1.7	1.3	0.7
15	N/A	8.8	4.5	3.4	2.6	1.9	1.5	0.8
16	N/A	N/A	4.9	3.7	2.9	2.2	1.7	0.9
17	N/A	N/A	5.3	4	3.1	2.4	1.8	1.1
18	N/A	N/A	5.7	4.4	3.4	2.6	2	1.2
19	N/A	N/A	6.1	4.7	3.6	2.8	2.2	1.4
20	N/A	N/A	6.6	5.1	4	3.1	2.4	1.5
21	N/A	N/A	7	5.4	4.3	3.3	2.7	1.7
22	N/A	N/A	8	6.1	4.8	3.8	3	2
23	N/A	N/A	9	6.8	5.4	4.3	3.4	2.3
24	N/A	N/A	10	7.6	6	4.8	3.9	2.6
25	N/A	N/A	11.4	8.4	6.8	5.4	4.4	3
26	N/A	N/A	12.6	9.4	7.4	5.9	4.9	3.3
27	N/A	N/A	N/A	10.3	8.1	6.4	5.3	3.6
28	N/A	N/A	N/A	11.3	8.8	7.1	5.8	4
29	N/A	N/A	N/A	12.5	9.6	7.7	6.3	4.3
30	N/A	N/A	N/A	N/A	11.4	9	7.4	N/A
31	N/A	N/A	N/A	N/A	12.9	10	8.2	N/A

Table 1–30 lists the Stratix IV GX transceiver jitter specifications for all supported protocols. For protocols supported by Stratix IV GT industrial speed grade devices, refer to the Stratix IV GX –2 commercial speed grade column in Table 1–30.

**Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 1 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2x Commercial Speed Grade			–3 Military (3) and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>SONET/SDH Transmit Jitter Generation (4)</b>											
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 622.08 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	UI
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.1	—	—	0.1	—	—	0.1	UI
RMS jitter at 2488.32 Mbps	Pattern = PRBS15	—	—	0.01	—	—	0.01	—	—	0.01	UI
<b>SONET/SDH Receiver Jitter Tolerance (4)</b>											
Jitter tolerance at 622.08 Mbps	Jitter frequency = 0.03 KHz Pattern = PRBS15	> 15		> 15		> 15		> 15		UI	
	Jitter frequency = 25 KHZ Pattern = PRBS15	> 1.5		> 1.5		> 1.5		> 1.5		UI	
	Jitter frequency = 250 KHz Pattern = PRBS15	> 0.15		> 0.15		> 0.15		> 0.15		UI	
Jitter tolerance at 2488.32 Mbps	Jitter frequency = 0.06 KHz Pattern = PRBS15	> 15		> 15		> 15		> 15		UI	
	Jitter frequency = 100 KHZ Pattern = PRBS15	> 1.5		> 1.5		> 1.5		> 1.5		UI	
	Jitter frequency = 1 MHz Pattern = PRBS15	> 0.15		> 0.15		> 0.15		> 0.15		UI	
	Jitter frequency = 10 MHz Pattern = PRBS15	> 0.15		> 0.15		> 0.15		> 0.15		UI	
<b>Fibre Channel Transmit Jitter Generation (5), (13)</b>											
Total jitter FC-1	Pattern = CRPAT	—	—	0.23	—	—	0.23	—	—	0.23	UI
Deterministic jitter FC-1	Pattern = CRPAT	—	—	0.11	—	—	0.11	—	—	0.11	UI
Total jitter FC-2	Pattern = CRPAT	—	—	0.33	—	—	0.33	—	—	0.33	UI
Deterministic jitter FC-2	Pattern = CRPAT	—	—	0.2	—	—	0.2	—	—	0.2	UI

**Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 2 of 9)**

<b>Symbol/ Description</b>	<b>Conditions</b>	<b>-2 Commercial Speed Grade</b>			<b>-3 Commercial/ Industrial and -2× Commercial Speed Grade</b>			<b>-3 Military <sup>(3)</sup> and -4 Commercial/ Industrial Speed Grade</b>			<b>Unit</b>
		<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
Total jitter FC-4	Pattern = CRPAT	—	—	0.52	—	—	0.52	—	—	0.52	UI
Deterministic jitter FC-4	Pattern = CRPAT	—	—	0.33	—	—	0.33	—	—	0.33	UI
<b>Fibre Channel Receiver Jitter Tolerance <sup>(5)</sup>, <sup>(14)</sup></b>											
Deterministic jitter FC-1	Pattern = CJTPAT	> 0.37			> 0.37			> 0.37			UI
Random jitter FC-1	Pattern = CJTPAT	> 0.31			> 0.31			> 0.31			UI
Sinusoidal jitter FC-1	Fc/25000	> 1.5			> 1.5			> 1.5			UI
	Fc/1667	> 0.1			> 0.1			> 0.1			UI
Deterministic jitter FC-2	Pattern = CJTPAT	> 0.33			> 0.33			> 0.33			UI
Random jitter FC-2	Pattern = CJTPAT	> 0.29			> 0.29			> 0.29			UI
Sinusoidal jitter FC-2	Fc/25000	> 1.5			> 1.5			> 1.5			UI
	Fc/1667	> 0.1			> 0.1			> 0.1			UI
Deterministic jitter FC-4	Pattern = CJTPAT	> 0.33			> 0.33			> 0.33			UI
Random jitter FC-4	Pattern = CJTPAT	> 0.29			> 0.29			> 0.29			UI
Sinusoidal jitter FC-4	Fc/25000	> 1.5			> 1.5			> 1.5			UI
	Fc/1667	> 0.1			> 0.1			> 0.1			UI
<b>XAU1 Transmit Jitter Generation <sup>(6)</sup></b>											
Total jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.3	—	—	0.3	—	—	0.3	UI
Deterministic jitter at 3.125 Gbps	Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>XAUI Receiver Jitter Tolerance <sup>(6)</sup></b>											
Total jitter	—	> 0.65			> 0.65			> 0.65			UI
Deterministic jitter	—	> 0.37			> 0.37			> 0.37			UI
Peak-to-peak jitter	Jitter frequency = 22.1 kHz	> 8.5			> 8.5			> 8.5			UI
Peak-to-peak jitter	Jitter frequency = 1.875 MHz	> 0.1			> 0.1			> 0.1			UI
Peak-to-peak jitter	Jitter frequency = 20 MHz	> 0.1			> 0.1			> 0.1			UI
<b>PCle Transmit Jitter Generation <sup>(7)</sup></b>											
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	—	—	0.25	—	—	0.25	—	—	0.25	UI
Total jitter at 5 Gbps (Gen2) <sup>(15)</sup>	Compliance pattern	—	—	0.25	—	—	0.25	—	—	—	UI
<b>PCle Receiver Jitter Tolerance <sup>(7)</sup></b>											
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern	> 0.6			> 0.6			> 0.6			UI

**Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 3 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade			–3 Military <sup>(3)</sup> and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Total jitter at 5 Gbps (Gen2)	Compliance pattern	Compliant			Compliant			—			UI
<b>PCIe (Gen 1) Electrical Idle Detect Threshold</b>											
V <sub>RX-IDLE-DETDIFFP-p</sub> <sup>(16)</sup>	Compliance pattern	65	—	175	65	—	175	65	—	175	UI
<b>Serial RapidIO Transmit Jitter Generation <sup>(8)</sup></b>											
Deterministic jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	UI
Total jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	UI
<b>Serial RapidIO Receiver Jitter Tolerance <sup>(8)</sup></b>											
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.37			> 0.37			> 0.37			UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.55			> 0.55			> 0.55			UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter Frequency = 22.1 KHz Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 8.5			> 8.5			> 8.5			UI
	Jitter Frequency = 1.875 MHz Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.1			> 0.1			> 0.1			UI
	Jitter Frequency = 20 MHz Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	> 0.1			> 0.1			> 0.1			UI
<b>GIGE Transmit Jitter Generation <sup>(9)</sup></b>											
Deterministic jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.14	—	—	0.14	—	—	0.14	UI
Total jitter (peak-to-peak)	Pattern = CRPAT	—	—	0.279	—	—	0.279	—	—	0.279	UI

**Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 4 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade			–3 Military (3) and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>GIGE Receiver Jitter Tolerance (9)</b>											
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT			> 0.4			> 0.4			> 0.4	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT			> 0.66			> 0.66			> 0.66	UI
<b>HiGig Transmit Jitter Generation (10)</b>											
Deterministic jitter (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT	—	—	0.17	—	—	—	—	—	—	UI
Total jitter (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT	—	—	0.35	—	—	—	—	—	—	UI
<b>HiGig Receiver Jitter Tolerance (10)</b>											
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT			> 0.37	—	—	—	—	—	—	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT			> 0.65	—	—	—	—	—	—	UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter Frequency = 22.1 KHz  Data Rate = 3.75 Gbps Pattern = CJPAT			> 8.5	—	—	—	—	—	—	UI
	Jitter Frequency = 1.875MHz  Data Rate = 3.75 Gbps Pattern = CJPAT			> 0.1	—	—	—	—	—	—	UI
	Jitter Frequency = 20 MHz  Data Rate = 3.75 Gbps Pattern = CJPAT			> 0.1	—	—	—	—	—	—	UI
<b>(OIF) CEI Transmitter Jitter Generation (11)</b>											
Total jitter (peak-to-peak)	Data Rate = 6.375 Gbps Pattern = PRBS15 BER = $10^{-12}$	—	—	0.3	—	—	0.3	—	—	0.3	UI
<b>(OIF) CEI Receiver Jitter Tolerance (11)</b>											
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$			> 0.675			> 0.675			> 0.675	UI

**Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 5 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade			–3 Military <sup>(3)</sup> and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Combined deterministic and random jitter tolerance (peak-to-peak)	Data Rate = 6.375 Gbps Pattern=PRBS31 BER = $10^{-12}$	> 0.988			> 0.988			—	—	>0.988	UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter Frequency = 38.2 KHz  Data Rate = 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$	> 5			> 5			—	—	> 5	UI
	Jitter Frequency = 3.82 MHz  Data Rate = 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$	> 0.05			> 0.05			—	—	> 0.05	UI
	Jitter Frequency = 20 MHz  Data Rate= 6.375 Gbps Pattern = PRBS31 BER = $10^{-12}$	> 0.05			> 0.05			—	—	> 0.05	UI
<b>SDI Transmitter Jitter Generation <sup>(12)</sup></b>											
Alignment jitter (peak-to-peak)	Data Rate = 1.485 Gbps (HD) Pattern = Color Bar Low-Frequency Roll-Off = 100 KHz	0.2	—	—	0.2	—	—	0.2	—	—	UI
	Data Rate = 2.97 Gbps (3G) Pattern = Color Bar Low-Frequency Roll-Off = 100 KHz	0.3	—	—	0.3	—	—	0.3	—	—	UI

**Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 6 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade			–3 Military (3) and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>SDI Receiver Jitter Tolerance (12)</b>											
Sinusoidal jitter tolerance (peak-to-peak)	Jitter Frequency = 15 KHz  Data Rate = 2.97 Gbps (3G) Pattern = Single Line Scramble Color Bar		> 2			> 2			> 2		UI
	Jitter Frequency = 100 KHz  Data Rate = 2.97 Gbps (3G) Pattern = Single Line Scramble Color Bar		> 0.3			> 0.3			> 0.3		UI
	Jitter Frequency = 148.5 MHz  Data Rate = 2.97 Gbps (3G) Pattern = Single Line Scramble Color Bar		> 0.3			> 0.3			> 0.3		UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter Frequency = 20 KHz  Data Rate = 1.485 Gbps (HD) Pattern = 75% Color Bar		> 1			> 1			> 1		UI
	Jitter Frequency = 100 KHz Data Rate = 1.485 Gbps (HD) Pattern = 75% Color Bar		> 0.2			> 0.2			> 0.2		UI
	Jitter Frequency = 148.5 MHz  Data Rate = 1.485 Gbps (HD) Pattern = 75% Color Bar		> 0.2			> 0.2			> 0.2		UI
<b>SAS Transmit Jitter Generation (17)</b>											
Total jitter at 1.5 Gbps (G1)	Pattern = CJPAT	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 1.5 Gbps (G1)	Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 3.0 Gbps (G2)	Pattern = CJPAT	—	—	0.55	—	—	0.55	—	—	0.55	UI
Deterministic jitter at 3.0 Gbps (G2)	Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	UI
Total jitter at 6.0 Gbps (G3)	Pattern = CJPAT	—	—	0.25	—	—	0.25	—	—	0.25	UI

**Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 7 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade			–3 Military (3) and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Random jitter at 6.0 Gbps (G3)	Pattern = CJPAT	—	—	0.15	—	—	0.15	—	—	0.15	UI
<b>SAS Receiver Jitter Tolerance (17)</b>											
Total Jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	> 0.65			> 0.65			> 0.65			UI
Deterministic Jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT	> 0.35			> 0.35			> 0.35			UI
Sinusoidal Jitter tolerance at 1.5 Gbps (G1)	Jitter Frequency = 900 KHz to 5 MHz Pattern = CJTPAT BER = 1E-12	> 0.1			> 0.1			> 0.1			UI
<b>CPRI Transmit Jitter Generation (18)</b>											
Total Jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.279	—	—	0.279	—	—	0.279	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic Jitter	E.6.HV, E.12.HV Pattern = CJPAT	—	—	0.14	—	—	0.14	—	—	0.14	UI
	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>CPRI Receiver Jitter Tolerance (18)</b>											
Total jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.66			> 0.66			> 0.66			UI
Deterministic jitter tolerance	E.6.HV, E.12.HV Pattern = CJPAT	> 0.4			> 0.4			> 0.4			UI
Total jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.65			> 0.65			> 0.65			UI
Deterministic jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.37			> 0.37			> 0.37			UI
Combined deterministic and random jitter tolerance	E.6.LV, E.12.LV, E.24.LV, E.30.LV Pattern = CJTPAT	> 0.55			> 0.55			> 0.55			UI

**Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 8 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade			–3 Military <sup>(3)</sup> and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>OBSAI Transmit Jitter Generation <sup>(19)</sup></b>											
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6MHz Pattern = CJPAT	—	—	0.35	—	—	0.35	—	—	0.35	UI
Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6MHz Pattern = CJPAT	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>OBSAI Receiver Jitter Tolerance <sup>(19)</sup></b>											
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT	> 0.37		> 0.37		> 0.37		> 0.37		UI	
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT	> 0.55		> 0.55		> 0.55		> 0.55		UI	
Sinusoidal Jitter tolerance at 768 Mbps	Jitter Frequency = 5.4 KHz Pattern = CJPAT	> 8.5		> 8.5		> 8.5		UI		UI	
	Jitter Frequency = 460 MHz to 20 MHz Pattern = CJPAT	> 0.1		> 0.1		> 0.1		UI		UI	
Sinusoidal Jitter tolerance at 1536 Mbps	Jitter Frequency = 10.9 KHz Pattern = CJPAT	> 8.5		> 8.5		> 8.5		UI		UI	
	Jitter Frequency = 921.6 MHz to 20 MHz Pattern = CJPAT	> 0.1		> 0.1		> 0.1		UI		UI	

**Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices <sup>(1)</sup>, <sup>(2)</sup> (Part 9 of 9)**

Symbol/ Description	Conditions	–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade			–3 Military <sup>(3)</sup> and –4 Commercial/ Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Sinusoidal Jitter tolerance at 3072 Mbps	Jitter Frequency = 21.8 KHz Pattern = CJPAT	> 8.5			> 8.5			> 8.5			UI
	Jitter Frequency = 1843.2 MHz to 20 MHz Pattern = CJPAT	> 0.1			> 0.1			> 0.1			UI

**Notes to Table 1–30:**

- (1) Dedicated `refclk` pins were used to drive the input reference clocks.
- (2) The Jitter numbers are valid for the stated conditions only.
- (3) Stratix IV GX devices in military speed grade only support selected transceiver configuration up to 3125 Mbps. For more information, contact Altera sales representative.
- (4) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (5) The jitter numbers for Fibre Channel are compliant to the FC-PI-4 Specification revision 6.10.
- (6) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.
- (7) The jitter numbers for PCI Express (PIPE) (PCIe) are compliant to the PCIe Base Specification 2.0.
- (8) The jitter numbers for Serial RapidIO are compliant to the RapidIO Specification 1.3.
- (9) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (10) The jitter numbers for HiGig are compliant to the IEEE802.3ae-2002 Specification.
- (11) The jitter numbers for (OIF) CEI are compliant to the OIF-CEI-02.0 Specification.
- (12) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (13) The fibre channel transmitter jitter generation numbers are compliant to the specification at  $\delta_T$  interoperability point.
- (14) The fibre channel receiver jitter tolerance numbers are compliant to the specification at  $\delta_R$  interoperability point.
- (15) You must use the ATX PLL adjacent to the transceiver channels to meet the transmitter jitter generation compliance in PCIe Gen2  $\times 8$  modes.
- (16) Stratix IV PCIe receivers are compliant to this specification provided the  $V_{TX-CM-DC-ACTIVEIDLE-DELTA}$  of the upstream transmitter is less than 50mV.
- (17) The jitter numbers for Serial Attached SCSI (SAS) are compliant to the SAS-2.1 Specification.
- (18) The jitter numbers for CPRI are compliant to the CPRI Specification V3.0.
- (19) The jitter numbers for OBSAI are compliant to the OBSAI RP3 Specification V4.1.

Table 1–31 lists the transceiver jitter specifications for protocols supported by Stratix IV GT devices.

**Table 1–31. Transceiver Jitter Specifications for Protocols by Stratix IV GT Devices (Part 1 of 2)**

Symbol/ Description	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			–3 Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
<b>XLAUI/CAUI Transmit Jitter Generation (1), (3)</b>											
Total Jitter	Pattern = PRBS-31	—	—	0.30	—	—	0.30	—	—	0.30	UI
Deterministic Jitter	$V_{OD} = 800 \text{ mV}$ $\text{REFCLK} = 644.53 \text{ MHz}$ 4 (XLAUI)/ 10 (CAUI) channels in Basic $\times 1$ mode	—	—	0.17	—	—	0.17	—	—	0.17	UI
<b>XLAUI/CAUI Receiver Jitter Tolerance (1)</b>											
Total Jitter tolerance	Pattern = PRBS-31	> 0.62			> 0.62			—			UI
Sinusoidal Jitter tolerance	Jitter Frequency = 40 KHz Pattern = PRBS-31 Equalization = Disabled BER = 1E-12	> 5			> 5			—			UI
<b>XFI Transmitter Jitter Generation (2), (3)</b>											
Total jitter at 10.3125 Gbps	Pattern = PRBS-31 $V_{OD} = 800 \text{ mV}$ $\text{REFCLK} = 644.53 \text{ MHz}$ 10 channels in Basic $\times 1$ mode	—	—	0.3	—	—	0.3	—	—	—	UI
<b>OTL 4.10 (1), (3)</b>											
Total Jitter at 11.18 Gbps	Pattern = PRBS-31	—	—	0.30	—	—	0.30	—	—	0.30	UI
Deterministic Jitter	$V_{OD} = 800 \text{ mV}$ $\text{REFCLK} = 698.75 \text{ MHz}$	—	—	0.17	—	—	0.17	—	—	0.17	UI

**Table 1–31. Transceiver Jitter Specifications for Protocols by Stratix IV GT Devices (Part 2 of 2)**

Symbol/ Description	Conditions	-1 Industrial Speed Grade			-2 Industrial Speed Grade			-3 Industrial Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Sinusoidal Jitter tolerance	Jitter Frequency = 40 KHz Pattern = PRBS-31 Equalization = Disabled BER = 1E-12	> 5			> 5			—			UI
	Jitter Frequency $\geq$ 4 MHz Pattern = PRBS-31 Equalization = Disabled BER = 1E-12	> 0.05			> 0.05			—			UI

**Notes to Table 1–31:**

- (1) The jitter numbers for XLAUI/CAUI are compliant to the IEEE P802.3ba specification.
- (2) Stratix IV GT transceivers are compliant to the XFI datacom transmitter jitter specifications in Table 9 of XFP Revision 4.1.
- (3) Contact Altera for board and link best practices at BER = 1E-15.

Table 1–32 lists the SFI-S transmitter jitter specifications for Stratix IV GT devices.

**Table 1–32. SFI-S Transmitter Jitter Specifications for Stratix IV GT Devices (1), (2)**

Symbol/Description	Conditions	-1 Industrial Speed Grade	-2 Industrial Speed Grade	-3 Industrial Speed Grade	Unit
		Mean	Mean	Mean	
Total Transmitter jitter at 11.3 Gbps (4)	Pattern = PRBS-31 Vod = 800 mV REFCLK = 706.25 MHz 12 channels in Basic $\times 1$ mode	0.23 UI (3)	—	—	UI

**Notes to Table 1–32:**

- (1) Dedicated `refclk` pins were used to drive the input reference clocks.
- (2) The jitter numbers are valid for stated conditions only.
- (3) Two hundred channels were characterized to derive the mean transmitter jitter specification of 0.23 UI. The maximum jitter across the 200 units characterized was 0.30 UI.
- (4) Contact Altera for board and link best practices at BER = 1E-15.

## Transceiver Datapath PCS Latency



For more information about:

- Basic mode PCS latency, refer to Figure 1-90 through Figure 1-97 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- PCIe mode PCS latency, refer to Figure 1-102 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- XAUI mode PCS latency, refer to Figure 1-119 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- GIGE mode PCS latency, refer to Figure 1-128 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- SONET/SDH mode PCS latency, refer to Figure 1-136 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- SDI mode PCS latency, refer to Figure 1-141 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- (OIF) CEI PHY mode PCS latency, refer to Figure 1-143 in the *Transceiver Architecture in Stratix IV Devices* chapter.

## Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), TriMatrix, configuration, JTAG, and chip-wide reset (Dev\_CLRn) specifications.

For the Stratix IV GT -1 and -2 speed grade specifications, refer to the -2/-2x speed grade column. For the Stratix IV GT -3 speed grade specification, refer to the -3 speed grade column, unless otherwise specified.

### Clock Tree Specifications

Table 1-33 lists the clock tree specifications for Stratix IV devices.

**Table 1-33. Clock Tree Performance for Stratix IV Devices**

Performance				Unit
Symbol	-2/-2x Speed Grade	-3 Speed Grade	-4 Speed Grade	
Global clock and Regional clock	800	700	500	MHz
Periphery clock	550	500	500	MHz

## PLL Specifications

Table 1–34 lists the Stratix IV PLL specifications when operating in the commercial (0° to 85°C), industrial (–40° to 100°C), and military (–55°C to 125°C) junction temperature ranges.

**Table 1–34. PLL Specifications for Stratix IV Devices (Part 1 of 2)**

Symbol	Parameter	Min	Typ	Max	Unit
$f_{IN}$	Input clock frequency (–2/–2x speed grade)	5	—	800 <sup>(1)</sup>	MHz
	Input clock frequency (–3 speed grade)	5	—	717 <sup>(1)</sup>	MHz
	Input clock frequency (–4 speed grade)	5	—	717 <sup>(1)</sup>	MHz
$f_{INPFD}$	Input frequency to the PFD	5	—	325	MHz
$f_{VCO}$ <sup>(2)</sup>	PLL VCO operating range (–2 speed grade)	600	—	1600	MHz
	PLL VCO operating range (–3 speed grade)	600	—	1300	MHz
	PLL VCO operating range (–4 speed grade)	600	—	1300	MHz
$t_{EINDUTY}$	Input clock or external feedback clock input duty cycle	40	—	60	%
$f_{OUT}$	Output frequency for internal global or regional clock (–2/–2x speed grade)	—	—	800 <sup>(3)</sup>	MHz
	Output frequency for internal global or regional clock (–3 speed grade)	—	—	717 <sup>(3)</sup>	MHz
	Output frequency for internal global or regional clock (–4 speed grade)	—	—	717 <sup>(3)</sup>	MHz
$f_{OUT\_EXT}$	Output frequency for external clock output (–2 speed grade)	—	—	800 <sup>(3)</sup>	MHz
	Output frequency for external clock output (–3 speed grade)	—	—	717 <sup>(3)</sup>	MHz
	Output frequency for external clock output (–4 speed grade)	—	—	717 <sup>(3)</sup>	MHz
$t_{OUTDUTY}$	Duty cycle for external clock output (when set to 50%)	45	50	55	%
$t_{FCOMP}$	External feedback clock compensation time	—	—	10	ns
$t_{CONFIGPLL}$	Time required to reconfigure scan chain	—	3.5	—	scanclk cycles
$t_{CONFIGPHASE}$	Time required to reconfigure phase shift	—	1	—	scanclk cycles
$f_{SCANCLK}$	scanclk frequency	—	—	100	MHz
$t_{LOCK}$	Time required to lock from end-of-device configuration or de-assertion of areset	—	—	1	ms
$t_{DLLOCK}$	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	—	—	1	ms
$f_{CLBW}$	PLL closed-loop low bandwidth	—	0.3	—	MHz
	PLL closed-loop medium bandwidth	—	1.5	—	MHz
	PLL closed-loop high bandwidth <sup>(8)</sup>	—	4	—	MHz
$t_{PLL\_PSERR}$	Accuracy of PLL phase shift	—	—	±50	ps
$t_{ARESET}$	Minimum pulse width on the areset signal	10	—	—	ns
$t_{INCCJ}$ <sup>(4)</sup> , <sup>(5)</sup>	Input clock cycle to cycle jitter ( $F_{REF} \geq 100$ MHz)	—	—	0.15	UI (p-p)
	Input clock cycle to cycle jitter ( $F_{REF} < 100$ MHz)	—	—	±750	ps (p-p)
$t_{OUTPJ\_DC}$ <sup>(6)</sup>	Period Jitter for dedicated clock output ( $F_{OUT} \geq 100$ MHz)	—	—	175	ps (p-p)
	Period Jitter for dedicated clock output ( $F_{OUT} < 100$ MHz)	—	—	17.5	mUI (p-p)

**Table 1–34. PLL Specifications for Stratix IV Devices (Part 2 of 2)**

<b>Symbol</b>	<b>Parameter</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
$t_{OUTCCJ\_DC}$ <sup>(6)</sup>	Cycle to Cycle Jitter for dedicated clock output ( $F_{OUT} \geq 100$ MHz)	—	—	175	ps (p-p)
	Cycle to Cycle Jitter for dedicated clock output ( $F_{OUT} < 100$ MHz)	—	—	17.5	mUI (p-p)
$t_{OUTPJ\_IO}$ <sup>(6), (9)</sup>	Period Jitter for clock output on regular I/O ( $F_{OUT} \geq 100$ MHz)	—	—	600	ps (p-p)
	Period Jitter for clock output on regular I/O ( $F_{OUT} < 100$ MHz)	—	—	60	mUI (p-p)
$t_{OUTCCJ\_IO}$ <sup>(6), (9)</sup>	Cycle to Cycle Jitter for clock output on regular I/O ( $F_{OUT} \geq 100$ MHz)	—	—	600	ps (p-p)
	Cycle to Cycle Jitter for clock output on regular I/O ( $F_{OUT} < 100$ MHz)	—	—	60	mUI (p-p)
$t_{CASC\_OUTPJ\_DC}$ <sup>(6), (7)</sup>	Period Jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} \geq 100$ MHz)	—	—	250	ps (p-p)
	Period Jitter for dedicated clock output in cascaded PLLs ( $F_{OUT} < 100$ MHz)	—	—	25	mUI (p-p)
$f_{DRIFT}$	Frequency drift after PFDENA is disabled for duration of 100 us	—	—	$\pm 10$	%

**Notes to Table 1–34:**

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the  $f_{VCO}$  specification.
- (3) This specification is limited by the lower of the two: I/O  $F_{MAX}$  or  $F_{OUT}$  of the PLL.
- (4) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 120 ps.
- (5)  $F_{REF}$  is  $f_{IN}/N$  when  $N = 1$ .
- (6) Peak-to-peak jitter with a probability level of  $10^{-12}$  (14 sigma, 99.999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in [Table 1–51 on page 1–62](#).
- (7) The cascaded PLL specification is only applicable with the following condition:
  - A. Upstream PLL:  $0.59\text{MHz} \leq \text{Upstream PLL BW} < 1\text{ MHz}$
  - B. Downstream PLL:  $\text{Downstream PLL BW} > 2\text{ MHz}$
- (8) High bandwidth PLL settings are not supported in external feedback mode.
- (9) External memory interface clock output jitter specifications use a different measurement method, which is available in [Table 1–49 on page 1–61](#).

## DSP Block Specifications

Table 1–35 lists the Stratix IV DSP block performance specifications.

**Table 1–35. Block Performance Specifications for Stratix IV DSP Devices (1)**

<b>Mode</b>	<b>Resources Used</b>	<b>Performance</b>					<b>Unit</b>
		<b>-1 Industrial and -2/-2× Commercial/Industrial Speed Grade</b>	<b>-3 Commercial Speed Grade</b>	<b>-3 Industrial Speed Grade</b>	<b>-4 Commercial Speed Grade</b>	<b>-4 Industrial Speed Grade</b>	
9×9-bit multiplier (A, C, E, G) (2)	1	520	460	460	400	400	MHz
9×9-bit multiplier (B, D, F, H) (2)	1	520	460	460	400	400	MHz
12×12-bit multiplier (A, E) (3)	1	540	500	500	440	440	MHz
12×12-bit multiplier (B, D, F, H) (3)	1	540	500	500	440	430	MHz
18×18-bit multiplier	1	600	550	550	480	480	MHz
36×36-bit multiplier	1	480	440	440	380	380	MHz
18×18-bit multiply accumulator	4	490	440	440	380	380	MHz
18×18-bit multiply adder	4	510	470	470	410	400	MHz
18×18-bit multiply adder-signed full precision	2	490	450	440	390	390	MHz
18×18-bit multiply adder with loopback (4)	2	390	350	350	310	300	MHz
36-bit shift (32-bit data)	1	490	440	440	380	380	MHz
Double mode	1	480	440	440	380	370	MHz

**Notes to Table 1–35:**

- (1) Maximum is for fully pipelined block with **Round** and **Saturation** disabled.
- (2) The DSP block implements eight independent 9b'9b multiplies using A, B, C, D for the top DSP half block and E, F, G, H for the bottom DSP half block multipliers.
- (3) The DSP block implements six independent 12b'12b multiplies using A, B, D for the top DSP half block and E, F, H for the bottom DSP half block multipliers.
- (4) Maximum for loopback input registers disabled, **Round** and **Saturation** disabled, and pipeline and output registers enabled.

## TriMatrix Memory Block Specifications

Table 1–36 lists the Stratix IV TriMatrix memory block specifications.

**Table 1–36. TriMatrix Memory Block Performance Specifications for Stratix IV Devices <sup>(1)</sup> (Part 1 of 2)**

Memory	Mode	Resources Used		Performance					
		ALUTs	TriMatrix Memory	–1 Industrial and –2 /–2× Commercial/Industrial Speed Grade	–3 Commercial/Industrial/Military Speed Grade	–4 Commercial/Industrial Speed Grade	–3 Industrial/Military Speed Grade <sup>(2)</sup>	–4 Industrial Speed Grade <sup>(2)</sup>	Unit
MLAB <sup>(3)</sup>	Single port 64×10	0	1	600	500	450	500	450	MHz
	Simple dual-port 32×20	0	1	600	500	450	500	450	MHz
	Simple dual-port 64×10	0	1	600	500	450	500	450	MHz
	ROM 64×10	0	1	600	500	450	500	450	MHz
	ROM 32×20	0	1	600	500	450	500	450	MHz
M9K Block <sup>(3)</sup>	Single-port 256×36	0	1	600	540	475	540	475	MHz
	Simple dual-port 256×36	0	1	550	490	420	490	420	MHz
	Simple dual-port 256×36, with the read-during-write option set to <b>Old Data</b>	0	1	375	340	300	340	300	MHz
	True dual port 512×18	0	1	490	430	370	430	370	MHz
	True dual-port 512×18, with the read-during-write option set to <b>Old Data</b>	0	1	375	335	290	335	290	MHz
	ROM 1 Port	0	1	600	540	475	540	475	MHz
	ROM 2 Port	0	1	600	540	475	540	475	MHz
	Min Pulse Width (clock high time)	—	—	750	800	850	800	850	ps
	Min Pulse Width (clock low time)	—	—	500	625	690	625	690	ps

**Table 1–36. TriMatrix Memory Block Performance Specifications for Stratix IV Devices (1) (Part 2 of 2)**

Memory	Mode	Resources Used		Performance					
		ALUTs	TriMatrix Memory	–1 Industrial and –2 /–2× Commercial/Industrial Speed Grade	–3 Commercial/Industrial/Military Speed Grade	–4 Commercial/Industrial Speed Grade	–3 Industrial/Military Speed Grade (2)	–4 Industrial Speed Grade (2)	Unit
M144K Block (3)	Single-port 4K×36	0	1	475	440	380	400	350	MHz
	Simple dual-port 2K×72	0	1	465	435	385	375	325	MHz
	Simple dual-port 2K×72, with the read-during-write option set to <b>Old Data</b>	0	1	260	240	205	225	200	MHz
	Simple dual-port 2K×64 (with ECC)	0	1	335	300	255	295	250	MHz
	True dual-port 4K×36	0	1	400	375	330	350	310	MHz
	True dual-port 4K×36, with the read-during-write option set to <b>Old Data</b>	0	1	245	230	205	225	200	MHz
	ROM 1 Port	0	1	540	500	435	450	420	MHz
	ROM 2 Port	0	1	500	465	400	425	400	MHz
	Min Pulse Width (clock high time)	—	—	700	755	860	860	950	ps
	Min Pulse Width (clock low time)	—	—	500	625	690	690	690	ps

**Notes to Table 1–36:**

- (1) To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to 50% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.
- (2) This is only applicable to the Stratix IV E and GX devices.
- (3) When you use the error detection CRC feature, there is no degradation in  $F_{MAX}$ .

## Configuration and JTAG Specifications

Table 1–37 lists the Stratix IV configuration mode specifications.

**Table 1–37. Configuration Mode Specifications for Stratix IV Devices**

Programming Mode	DCLK $F_{MAX}$			Unit
	Min	Typ	Max	
Passive serial	—	—	125	MHz
Fast passive parallel (1)	—	—	125	MHz

**Table 1–37. Configuration Mode Specifications for Stratix IV Devices**

Programming Mode	DCLK $F_{MAX}$			Unit
	Min	Typ	Max	
Fast active serial	17	26	40	MHz

**Note to Table 1–37:**

- (1) This denotes the maximum frequency supported in the FPP configuration scheme. The frequency supported for each device may vary depending on device density. For more information, refer to the *Configuration, Design Security, and Remote System Upgrades in Stratix IV Devices* chapter.

Table 1–38 lists the JTAG timing parameters and values for Stratix IV devices.

**Table 1–38. JTAG Timing Parameters and Values for Stratix IV Devices**

Symbol	Description	Min	Max	Unit
$t_{JCP}$	TCK clock period	30	—	ns
$t_{JCH}$	TCK clock high time	14	—	ns
$t_{JCL}$	TCK clock low time	14	—	ns
$t_{JPSU}(\text{TDI})$	TDI JTAG port setup time	1	—	ns
$t_{JPSU}(\text{TMS})$	TMS JTAG port setup time	3	—	ns
$t_{JPH}$	JTAG port hold time	5	—	ns
$t_{JPCO}$	JTAG port clock to output	—	11 <sup>(1)</sup>	ns
$t_{JPZX}$	JTAG port high impedance to valid output	—	14 <sup>(1)</sup>	ns
$t_{JPXZ}$	JTAG port valid output to high impedance	—	14 <sup>(1)</sup>	ns

**Note to Table 1–38:**

- (1) A 1 ns adder is required for each  $V_{CCIO}$  voltage step down from 3.0 V. For example,  $t_{JPCO} = 12$  ns if  $V_{CCIO}$  of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

## Temperature Sensing Diode Specifications

Table 1–39 lists the specifications for the Stratix IV temperature sensing diode.

**Table 1–39. External Temperature Sensing Diode Specifications for Stratix IV Devices**

Description	Min	Typ	Max	Unit
$I_{bias}$ , diode source current	8	—	500	$\mu\text{A}$
$V_{bias}$ , voltage across diode	0.3	—	0.9	V
Series resistance	—	—	< 5	$\Omega$
Diode ideality factor	1.026	1.028	1.030	—

Table 1–40 lists the specifications for the Stratix IV internal temperature sensing diode.

**Table 1–40. Internal Temperature Sensing Diode Specifications for Stratix IV Devices**

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with No Missing Codes
–40 to 100 °C	$\pm 8$ °C	No	Frequency: 500 kHz, 1 MHz	< 100 ms	8 bits	8 bits

## Chip-Wide Reset (Dev\_CLRn) Specifications

Table 1–41 lists the specifications for the Stratix IV chip-wide reset (Dev\_CLRn). This specifications denote the minimum pulse width of the Dev\_CLRn signal required to clear all the device registers.

**Table 1–41. Chip-Wide Reset (DEV\_CLRn) Specifications**

Description	Min	Typ	Max	Unit
Dev_CLRn	500	—	—	μs

## Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the LVDS high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface.

General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-LVTTL/LVCMOS are capable of typical 167 MHz and 1.2 LVCMOS at 100 MHz interfacing frequency with 10 pF load.

For the Stratix IV GT –1 and –2 speed grade specifications, refer to the –2/-2x speed grade column. For the Stratix IV GT –3 speed grade specification, refer to the –3 speed grade column, unless otherwise specified.



Actual achievable frequency depends on design- and system-specific factors. You must perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

## High-Speed I/O Specification

Table 1–42 lists the high-speed I/O timing for Stratix IV devices.

**Table 1–42. High-Speed I/O Specifications (1), (2) (Part 1 of 3)**

Symbol	Conditions	–2/-2x Speed Grade			–3 Speed Grade			–4 Speed Grade			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
f <sub>HSCLK_in</sub> (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to 40 <sup>(3)</sup>	5	—	800 <sup>(4)</sup>	5	—	717	5	—	717	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards <sup>(12)</sup>	Clock boost factor W = 1 to 40 <sup>(3)</sup>	5	—	800	5	—	717	5	—	717	MHz
f <sub>HSCLK_in</sub> (input clock frequency) Single Ended I/O Standards <sup>(13)</sup>	Clock boost factor W = 1 to 40 <sup>(3)</sup>	5	—	520	5	—	420	5	—	420	MHz
f <sub>HSCLK_OUT</sub> (output clock frequency)	—	5	—	800 <sup>(9)</sup>	5	—	717 <sup>(9)</sup>	5	—	717 <sup>(9)</sup>	MHz

**Table 1–42. High-Speed I/O Specifications (1), (2) (Part 2 of 3)**

<b>Symbol</b>	<b>Conditions</b>	<b>-2/-2× Speed Grade</b>			<b>-3 Speed Grade</b>			<b>-4 Speed Grade</b>			<b>Unit</b>
		<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
<b>Transmitter</b>											
True Differential I/O Standards - $f_{\text{HSDR}}$ (data rate)	SERDES factor J = 3 to 10 (10), (11)	(5)	—	1600	(5)	—	1250	(5)	—	1250	Mbps
	SERDES factor J = 2, Uses DDR Registers	(5)	—	(6)	(5)	—	(6)	(5)	—	(6)	Mbps
	SERDES factor J = 1, Uses an SDR Register	(5)	—	(6)	(5)	—	(6)	(5)	—	(6)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - $f_{\text{HSDR}}$ (data rate) (7)	SERDES factor J = 4 to 10	(5)	—	1250	(5)	—	1152	(5)	—	800	Mbps
Emulated Differential I/O Standards with One External Output Resistor - $f_{\text{HSDR}}$ (data rate)		(5)	—	311	(5)	—	200	(5)	—	200	Mbps
$t_{x,\text{jitter}}$ - True Differential I/O Standards	Total Jitter for Data Rate, 600 Mbps to 1.6 Gbps	—	—	160	—	—	160	—	—	160	ps
	Total Jitter for Data Rate, < 600 Mbps	—	—	0.1	—	—	0.1	—	—	0.1	UI
$t_{x,\text{jitter}}$ - Emulated Differential I/O Standards with Three External Output Resistor Network	Total Jitter for Data Rate, 600 Mbps to 1.25 Gbps	—	—	300	—	—	300	—	—	325	ps
	Total Jitter for Data Rate < 600 Mbps	—	—	0.2	—	—	0.2	—	—	0.25	UI
$t_{x,\text{jitter}}$ - Emulated Differential I/O Standards with One External Output Resistor Network	—	—	0.125	—	—	0.15	—	—	0.15	UI	
$t_{\text{DUTY}}$	Tx output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
$t_{\text{RISE}} \& t_{\text{FALL}}$	True Differential I/O Standards	—	—	160	—	—	200	—	—	200	ps
	Emulated Differential I/O Standards with Three External Output Resistor Networks	—	—	250	—	—	250	—	—	300	ps
	Emulated Differential I/O Standards with One External Output Resistor	—	—	460	—	—	500	—	—	500	ps

**Table 1–42. High-Speed I/O Specifications (1), (2) (Part 3 of 3)**

<b>Symbol</b>	<b>Conditions</b>	<b>-2/-2x Speed Grade</b>			<b>-3 Speed Grade</b>			<b>-4 Speed Grade</b>			<b>Unit</b>
		<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	
TCCS	True Differential I/O Standards	—	—	100	—	—	100	—	—	100	ps
	Emulated Differential I/O Standards	—	—	250	—	—	250	—	—	250	ps
<b>Receiver</b>											
True Differential I/O Standards - $f_{HSDRDPA}$ (data rate)	SERDES factor J = 3 to 10 (11)	150	—	1600	150	—	1250	150	—	1250	Mbps
$f_{HSDR}$ (data rate)	SERDES factor J = 3 to 10	(5)	—	(8)	(5)	—	(8)	(5)	—	(8)	Mbps
	SERDES factor J = 2, Uses DDR Registers	(5)	—	(6)	(5)	—	(6)	(5)	—	(6)	Mbps
	SERDES factor J = 1, Uses an SDR Register	(5)	—	(6)	(5)	—	(6)	(5)	—	(6)	Mbps
<b>DPA Mode</b>											
DPA run length	—	—	—	10000	—	—	10000	—	—	10000	UI
<b>Soft CDR mode</b>											
Soft-CDR PPM tolerance	—	—	—	300	—	—	300	—	—	300	± PPM
<b>Non DPA Mode</b>											
Sampling Window	—	—	—	300	—	—	300	—	—	300	ps

**Notes to Table 1–42:**

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) Clock Boost Factor (W) is the ratio between input data rate to the input clock rate.
- (4) For 820, 530, 360, and 290 density devices, the frequency is 762 MHz.
- (5) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (6) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency ( $f_{OUT}$ ) provided you can close the design timing and the signal integrity simulation is clean.
- (7) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and the receiver sampling margin to determine the maximum data rate supported.
- (9) This is achieved by using the LVDS and DPA clock network.
- (10) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (11) The  $f_{MAX}$  specification is based on the fast clock used for serial data. The interface  $f_{MAX}$  also depends on the parallel clock domain, which is design dependent and requires timing analysis.
- (12) This only applies to DPA and soft-CDR modes.
- (13) This only applies to LVDS source synchronous mode.

Table 1–43 lists the DPA lock time specifications for Stratix IV ES devices.

**Table 1–43. DPA Lock Time Specifications—Stratix IV ES Devices Only <sup>(1)</sup>, <sup>(2)</sup>, <sup>(3)</sup>**

<b>Standard</b>	<b>Training Pattern</b>	<b>Number of Data Transitions in one repetition of training pattern</b>	<b>Number of repetitions per 256 data transitions <sup>(4)</sup></b>	<b>Condition</b>	<b>Maximum</b>
SPI-4	00000000001111111111	2	128	without DPA PLL calibration	256 data transitions
				with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles <sup>(5)</sup>
Parallel Rapid I/O	00001111	2	128	without DPA PLL calibration	256 data transitions
				with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles <sup>(5)</sup>
Miscellaneous	10010000	4	64	without DPA PLL calibration	256 data transitions
				with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles <sup>(5)</sup>
Miscellaneous	10101010	8	32	without DPA PLL calibration	256 data transitions
				with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles <sup>(5)</sup>
Miscellaneous	01010101	8	32	without DPA PLL calibration	256 data transitions
				with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles <sup>(5)</sup>

**Notes to Table 1–43:**

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time applies to commercial, industrial, and military speed grades.
- (4) This is the number of repetition for the stated training pattern to achieve 256 data transitions.
- (5) Slow clock = Data rate (Mbps)/Deserialization factor.

Figure 1–4 shows the DPA lock time specifications with DPA PLL calibration enabled.

**Figure 1–4. DPA Lock Time Specification with DPA PLL Calibration Enabled**




Table 1–44 lists the DPA lock time specifications for Stratix IV GX and GT devices.

**Table 1–44. DPA Lock Time Specifications—Stratix IV GX and GT Devices Only <sup>(1)</sup>, <sup>(2)</sup>, <sup>(3)</sup>**

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions <sup>(4)</sup>	Maximum
SPI-4	00000000001111111111	2	128	640 data transitions
Parallel Rapid I/O	00001111	2	128	640 data transitions
	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
	01010101	8	32	640 data transitions

**Notes to Table 1–44:**

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in the table applies to commercial, industrial, and military speed grades.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 1–5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate equal to or higher than 1.25 Gbps. Table 1–45 lists this information in table form.

**Figure 1–5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate Equal to or Higher Than 1.25 Gbps**





Table 1–45 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate equal to or higher than 1.25 Gbps.

**Table 1–45. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to or Higher than 1.25 Gbps**

Jitter Frequency (Hz)		Sinusoidal Jitter (UI)
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

Figure 1–6 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate less than 1.25 Gbps.

**Figure 1–6. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate Less than 1.25 Gbps**



When the data rate is equals to 800 Mbps, the LVDS soft-CDR/DPA sinusoidal jitter tolerance allows up to 0.1 UI (125 ps) for jitter frequencies between 479.9 kHz and 20 MHz.

#### DLL and DQS Logic Block Specifications

Table 1–46 lists the DLL frequency range specifications for Stratix IV devices.

**Table 1–46. DLL Frequency Range Specifications for Stratix IV Devices (Part 1 of 2)**

Frequency Mode	Frequency Range (MHz)			Available Phase Shift	DQS Delay Buffer Mode <a href="#">(1)</a>	Number of Delay Chains
	-2/-2× Speed Grade	-3 Speed Grade	-4 Speed Grade			
0	90-140	90-130	90-120	22.5°, 45°, 67.5°, 90°	Low	16
1	120-180	120-170	120-160	30°, 60°, 90°, 120°	Low	12
2	150-220	150-210	150-200	36°, 72°, 108°, 144°	Low	10
3	180-280	180-260	180-240	45°, 90°, 135°, 180°	Low	8

**Table 1–46. DLL Frequency Range Specifications for Stratix IV Devices (Part 2 of 2)**

Frequency Mode	Frequency Range (MHz)			Available Phase Shift	DQS Delay Buffer Mode <sup>(1)</sup>	Number of Delay Chains
	-2/-2x Speed Grade	-3 Speed Grade	-4 Speed Grade			
4	240-350	240-320	240-290	30°, 60°, 90°, 120°	High	12
5	290-430	290-380	290-360	36°, 72°, 108°, 144°	High	10
6	360-540	360-450	360-450	45°, 90°, 135°, 180°	High	8
7	470-700	470-630	470-590	60°, 120°, 180°, 240°	High	6

**Note to Table 1–46:**

- (1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1–47 lists the DQS phase offset delay per stage for Stratix IV devices.

**Table 1–47. DQS Phase Offset Delay Per Setting for Stratix IV Devices <sup>(1)</sup>, <sup>(2)</sup>, <sup>(3)</sup>**

Speed Grade	Min	Max	Unit
-2/-2x	7	13	ps
-3	7	15	ps
-4	7	16	ps

**Notes to Table 1–47:**

- (1) The valid settings for phase offset are -64 to +63 for frequency modes 0 to 3 and -32 to +31 for frequency modes 4 to 6.
- (2) The typical value equals the average of the minimum and maximum values.
- (3) The delay settings are linear, with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -2 speed grade and applying a 10 phase offset settings to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 10.5 ps) ± 20 ps] = 730 ps ± 20 ps.

Table 1–48 lists the DQS phase shift error for Stratix IV devices.

**Table 1–48. DQS Phase Shift Error Specification for DLL-Delayed Clock ( $t_{DQS\_PSERR}$ ) for Stratix IV Devices <sup>(1)</sup>**

Number of DQS Delay Buffer	-2/-2X Speed Grade	-3 Speed Grade	-4 Speed Grade	Unit
1	26	28	30	ps
2	52	56	60	ps
3	78	84	90	ps
4	104	112	120	ps

**Note to Table 1–48:**

- (1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -2/-2x speed grade is ± 78 ps or ± 39 ps.

Table 1–49 lists the memory output clock jitter specifications for Stratix IV devices.

**Table 1–49. Memory Output Clock Jitter Specification for Stratix IV Devices (1), (2), (3), (4)**

<b>Parameter</b>	<b>Clock Network</b>	<b>Symbol</b>	<b>-2/-2X Speed Grade</b>		<b>-3 Speed Grade</b>		<b>-4 Speed Grade</b>		<b>Unit</b>
			<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	<b>Min</b>	<b>Max</b>	
Clock period jitter	Regional	$t_{JIT(per)}$	-50	50	-55	55	-55	55	ps
Cycle-to-cycle period jitter	Regional	$t_{JIT(cc)}$	-100	100	-110	110	-110	110	ps
Duty cycle jitter	Regional	$t_{JIT(duty)}$	-50	50	-82.5	82.5	-82.5	82.5	ps
Clock period jitter	Global	$t_{JIT(per)}$	-75	75	-82.5	82.5	-82.5	82.5	ps
Cycle-to-cycle period jitter	Global	$t_{JIT(cc)}$	-150	150	-165	165	-165	165	ps
Duty cycle jitter	Global	$t_{JIT(duty)}$	-75	75	-90	90	-90	90	ps

**Notes to Table 1–49:**

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.
- (2) The clock jitter specification applies to memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a regional or global clock network as specified. Altera recommends using regional clock networks whenever possible.
- (3) The memory output clock jitter stated in Table 1–49 is applicable when an input jitter of 30 ps is applied.
- (4) The clock jitter specification is characterized with 70% utilization, 266 MHz core clock frequency, and 12.5% design toggle rate. If your design exceeds any of these conditions, the jitter specification of the design may not meet the above specification.

## OCT Calibration Block Specifications


Table 1–50 lists the OCT calibration block specifications for Stratix IV devices.

**Table 1–50. OCT Calibration Block Specifications for Stratix IV Devices**

<b>Symbol</b>	<b>Description</b>	<b>Min</b>	<b>Typ</b>	<b>Max</b>	<b>Unit</b>
OCTUSRCLK	Clock required by OCT calibration blocks	—	—	20	MHz
$T_{OCTCAL}$	Number of OCTUSRCLK clock cycles required for OCT $R_S/R_T$ calibration	—	1000	—	Cycles
$T_{OCTSHIFT}$	Number of OCTUSRCLK clock cycles required for OCT code to shift out	—	28	—	Cycles
$T_{RS\_RT}$	Time required between the $dyn\_term\_ctrl$ and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT $R_S$ and $R_T$	—	2.5	—	ns

Figure 1–7 shows the timing diagram for the oe and dyn\_term\_ctrl signals.

**Figure 1–7. Timing Diagram for the oe and dyn\_term\_ctrl Signals**



### Duty Cycle Distortion (DCD) Specifications

Table 1–51 lists the worst-case DCD for Stratix IV devices.

**Table 1–51. Worst-Case DCD on Stratix IV I/O Pins (1)**

Symbol	-2/-2x Speed Grade		-3 Speed Grade		-4 Speed Grade		Unit
	Min	Max	Min	Max	Min	Max	
Output Duty Cycle	45	55	45	55	45	55	%

**Note to Table 1–51:**

- (1) The listed specification is only applicable to the output buffer across different I/O standards.

## I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.

- The Excel-based I/O Timing spreadsheet is downloadable from the [Literature: Stratix IV Devices](#) webpage.

## Programmable IOE Delay

Table 1–52 lists the Stratix IV IOE programmable delay settings.

**Table 1–52. IOE Programmable Delay for Stratix IV Devices**

<b>Parameter (1)</b>	<b>Available Settings</b>	<b>Min Offset (2)</b>	<b>Fast Model</b>		<b>Slow Model</b>					
			<b>Industrial/ Military</b>	<b>Commercial (3)</b>	<b>C2 (3)</b>	<b>C3</b>	<b>C4</b>	<b>I3/M3</b>	<b>I4</b>	<b>Unit</b>
D1	16	0	0.462	0.505	0.732	0.795	0.857	0.801	0.864	ns
D2	8	0	0.234	0.232	0.337	0.372	0.407	0.371	0.405	ns
D3	8	0	1.700	1.769	2.695	2.927	3.157	2.948	3.178	ns
D4	16	0	0.508	0.554	0.813	0.882	0.952	0.889	0.959	ns
D5	16	0	0.472	0.500	0.747	0.799	0.875	0.817	0.882	ns
D6	7	0	0.186	0.195	0.294	0.319	0.345	0.321	0.347	ns

**Notes to Table 1–52:**

(1) You can set this value in the Quartus II software by selecting D1, D2, D3, D4, D5, and D6 in the **Assignment Name** column.

(2) Minimum offset does not include the intrinsic delay.

(3) For the EP4SGX530 device density, the IOE programmable delays have an additional 5% maximum offset.

## Programmable Output Buffer Delay

Table 1–53 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

**Table 1–53. Programmable Output Buffer Delay (1)**

<b>Symbol</b>	<b>Parameter</b>	<b>Typical</b>	<b>Unit</b>
D <sub>OUTBUF</sub>	Rising and/or falling edge delay	0 (default)	ps
		50	ps
		100	ps
		150	ps

**Note to Table 1–53:**

(1) You can set the programmable output buffer delay in the Quartus II software by setting the **Output Buffer Delay Control** assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the **Output Buffer Delay** assignment.

## Glossary

Table 1–54 lists the glossary for this chapter.



**Table 1–54. Glossary Table (Part 1 of 4)**

Letter	Subject	Definitions
A, B, C	—	—
D	Differential I/O Standards	<p><i>Receiver Input Waveforms</i></p> <p><b>Single-Ended Waveform</b></p> <p>Positive Channel (p) = <math>V_{IH}</math> Negative Channel (n) = <math>V_{IL}</math> Ground</p> <p><b>Differential Waveform</b></p> <p><math>V_{ID}</math> <math>p - n = 0\text{ V}</math> <math>V_{ID}</math></p> <p><i>Transmitter Output Waveforms</i></p> <p><b>Single-Ended Waveform</b></p> <p>Positive Channel (p) = <math>V_{OH}</math> Negative Channel (n) = <math>V_{OL}</math> Ground</p> <p><b>Differential Waveform</b></p> <p><math>V_{OD}</math> <math>p - n = 0\text{ V}</math> <math>V_{OD}</math></p>
E	—	—
F	$f_{HSCLK}$ $f_{HSDR}$ $f_{HSDRDPA}$	<p><math>f_{HSCLK}</math>: Left/right PLL input clock frequency.</p> <p><math>f_{HSDR}</math>: High-speed I/O block: Maximum/minimum LVDS data transfer rate (<math>f_{HSDR} = 1/TUI</math>), non-DPA.</p> <p><math>f_{HSDRDPA}</math>: High-speed I/O block: Maximum/minimum LVDS data transfer rate (<math>f_{HSDRDPA} = 1/TUI</math>), DPA.</p>
G, H, I	—	—

**Table 1–54. Glossary Table (Part 2 of 4)**

Letter	Subject	Definitions
J	JTAG Timing Specifications	<p>High-speed I/O block: Deserialization factor (width of parallel data bus).</p> <p>JTAG Timing Specifications:</p> <p>The diagram illustrates the timing relationships between TMS, TDI, TCK, and TDO. Key parameters include:  - <math>t_{JCP}</math>: Time from TMS rising to TDI rising.  - <math>t_{JCH}</math>: Time from TMS falling to TCK rising.  - <math>t_{JCL}</math>: Time from TDI falling to TCK rising.  - <math>t_{JPSU}</math>: Time from TCK rising to TDO rising.  - <math>t_{JPH}</math>: Time from TCK falling to TDO rising.  - <math>t_{JPZX}</math>: Time from TCK rising to TDO falling.  - <math>t_{JPZO}</math>: Time from TCK falling to TDO falling.  - <math>t_{JPXZ}</math>: Time from TDO falling to TCK rising.</p>
K, L, M, N, O	—	—
P	PLL Specifications	<p><b>Diagram of PLL Specifications (1)</b></p> <p>The diagram shows a Phase-Locked Loop (PLL) architecture. It includes an input path with a Switcher, followed by a divide-by-N stage (<math>f_{IN}</math>, <math>f_{INPFD}</math>) and a divide-by-M stage (<math>M</math>). The feedback path consists of a divide-by-L stage (<math>LP</math>, <math>f_{VCO}</math>) and a divide-by-C stage (<math>C0..C9</math>, <math>f_{OUT}</math>). The loop is controlled by a Phase Frequency Detector (PFD), a Charge Pump (CP), and a Low-Frequency VCO (LF). The output is a Gated Clock (GCLK) at frequency <math>f_{OUT}</math>. External Feedback is also shown.</p> <p><b>Note:</b>  (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.</p>
Q	—	—
R	$R_L$	Receiver differential input discrete resistor (external to Stratix IV device).

**Table 1–54. Glossary Table (Part 3 of 4)**

Letter	Subject	Definitions
<b>S</b>	<b>SW (sampling window)</b>	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: 
	Single-ended voltage referenced I/O standard	The JEDEC standard for SSTI and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the AC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing, as shown: <i>Single-Ended Voltage Referenced I/O Standard</i> 
<b>T</b>	<b>t<sub>C</sub></b>	High-speed receiver/transmitter input and output clock period.
	<b>TCCS (channel-to-channel-skew)</b>	The timing difference between the fastest and slowest output edges, including $t_{CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under <b>SW</b> in this table).
	<b>t<sub>DUTY</sub></b>	High-speed I/O block: Duty cycle on high-speed transmitter output clock.
	<b>Timing Unit Interval (TUI)</b>	The timing budget allowed for skew, propagation delays, and data sampling window. ( $TUI = 1 / (\text{Receiver Input Clock Frequency Multiplication Factor}) = t_C/w$ )
	<b>t<sub>FALL</sub></b>	Signal high-to-low transition time (80-20%)
	<b>t<sub>INCCJ</sub></b>	Cycle-to-cycle jitter tolerance on the PLL clock input
	<b>t<sub>OUTPJ_IO</sub></b>	Period jitter on the general purpose I/O driven by a PLL
	<b>t<sub>OUTPJ_DC</sub></b>	Period jitter on the dedicated clock output driven by a PLL
<b>U</b>	—	—

**Table 1–54. Glossary Table (Part 4 of 4)**

<b>Letter</b>	<b>Subject</b>	<b>Definitions</b>
<b>V</b>	$V_{CM(DC)}$	DC Common mode input voltage.
	$V_{ICM}$	Input Common mode voltage—The common mode of the differential signal at the receiver.
	$V_{ID}$	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	$V_{DIF(AC)}$	AC differential input voltage—Minimum AC input differential voltage required for switching.
	$V_{DIF(DC)}$	DC differential input voltage— Minimum DC input differential voltage required for switching.
	$V_{IH}$	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	$V_{IH(AC)}$	High-level AC input voltage
	$V_{IH(DC)}$	High-level DC input voltage
	$V_{IL}$	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	$V_{IL(AC)}$	Low-level AC input voltage
	$V_{IL(DC)}$	Low-level DC input voltage
	$V_{OCM}$	Output Common mode voltage—The common mode of the differential signal at the transmitter.
	$V_{OD}$	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
	$V_{SWING}$	Differential input voltage
	$V_x$	Input differential cross point voltage
	$V_{ox}$	Output differential cross point voltage
<b>W</b>	<b>W</b>	High-speed I/O block: Clock Boost Factor
<b>X, Y, Z</b>	—	—

## Document Revision History

Table 1–55 lists the revision history for this chapter.

**Table 1–55. Document Revision History (Part 1 of 3)**

<b>Date</b>	<b>Version</b>	<b>Changes</b>
September 2014	5.9	<ul style="list-style-type: none"> <li>■ Removed the Remote Update only in fast AS mode programming mode from the “Configuration Mode Specifications for Stratix IV Devices” table.</li> </ul>
March 2014	5.8	<ul style="list-style-type: none"> <li>■ Added note to Table 1–49.</li> <li>■ Updated D6 row in Table 1–52.</li> </ul>
January 2014	5.7	<ul style="list-style-type: none"> <li>■ Updated Table 1–42.</li> </ul>
December 2013	5.6	<ul style="list-style-type: none"> <li>■ Updated Table 1–23 and Table 1–24.</li> </ul>
November 2013	5.5	<ul style="list-style-type: none"> <li>■ Updated Table 1–23 and Table 1–24.</li> </ul>
November 2013	5.4	<ul style="list-style-type: none"> <li>■ Updated Table 1–42, Table 1–23, and Table 1–24.</li> </ul>
July 2012	5.3	<ul style="list-style-type: none"> <li>■ Added Table 1–5 and Table 1–40.</li> <li>■ Updated Table 1–15, Table 1–22, Table 1–23, Table 1–30, Table 1–33, Table 1–35, Table 1–36, Table 1–39, Table 1–42 and Table 1–51.</li> <li>■ Removed “Schmitt Trigger Input” section.</li> </ul>

**Table 1–55. Document Revision History (Part 2 of 3)**

Date	Version	Changes
December 2011	5.2	<ul style="list-style-type: none"> <li>■ Added Figure 1–7.</li> <li>■ Updated Table 1–22 and Table 1–41.</li> </ul>
June 2011	5.1	<ul style="list-style-type: none"> <li>■ Added military speed grade information.</li> <li>■ Updated Table 1–1 and Table 1–30.</li> <li>■ Updated (Note 3) in Table 1–42 and (Note 3) in Table 1–43.</li> <li>■ Added military speed grade to Table 1–5, Table 1–10, Table 1–11, Table 1–23, Table 1–30, Table 1–36, and Table 1–51.</li> </ul>
April 2011	5.0	<ul style="list-style-type: none"> <li>■ Updated Table 1–1, Table 1–5, Table 1–6, Table 1–13, Table 1–16, Table 1–23, and Table 1–24.</li> </ul>
March 2011	4.9	<ul style="list-style-type: none"> <li>■ Updated Table 1–24.</li> </ul>
March 2011	4.8	<ul style="list-style-type: none"> <li>■ Removed (Note 17) in Table 1–24.</li> </ul>
February 2011	4.7	<ul style="list-style-type: none"> <li>■ Added (Note 17) to Table 1–24.</li> </ul>
February 2011	4.6	<ul style="list-style-type: none"> <li>■ Updated Table 1–1, Table 1–5, Table 1–23, Table 1–24, Table 1–30, Table 1–31, Table 1–32, Table 1–34, Table 1–37, Table 1–41, and Table 1–51.</li> <li>■ Updated the “Recommended Operating Conditions” section.</li> <li>■ Added the “Schmitt Trigger Input” section.</li> <li>■ September Minor text edits.</li> </ul>
November 2010	4.5	<ul style="list-style-type: none"> <li>■ Updated Table 1–29.</li> <li>■ Updated chapter title.</li> <li>■ Minor text edits.</li> </ul>
September 2010	4.4	<ul style="list-style-type: none"> <li>■ Applied new template.</li> <li>■ Updated Table 1–1 and Table 1–5.</li> </ul>
July 2010	4.3	<ul style="list-style-type: none"> <li>■ Updated Table 1–7, Table 1–22, Table 1–23, Table 1–33, Table 1–35, Table 1–36, and Table 1–40.</li> <li>■ Added Table 1–39.</li> <li>■ Changed “PCI Express” to “PCIe” throughout.</li> <li>■ Minor text edits</li> </ul>
March 2010	4.2	<ul style="list-style-type: none"> <li>■ Updated Table 1–22, Table 1–23, Table 1–30, Table 1–46, and Table 1–49.</li> <li>■ Added Table 1–31.</li> <li>■ Minor text edits.</li> </ul>
February 2010	4.1	<ul style="list-style-type: none"> <li>■ Updated Table 1–11, Table 1–22, Table 1–23, Table 1–24, Table 1–25, Table 1–26, Table 1–27, Table 1–29, Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–39, Table 1–40, Table 1–43, Table 1–46, and Table 1–49.</li> <li>■ Added Stratix IV GT speed grade note to Table 1–32, Table 1–35, Table 1–39, Table 1–43, Table 1–44, Table 1–45, and Table 1–46.</li> <li>■ Added Table 1–28 and Table 1–30.</li> <li>■ Minor text edits.</li> </ul>

**Table 1–55. Document Revision History (Part 3 of 3)**

Date	Version	Changes
November 2009	4.0	<ul style="list-style-type: none"> <li>■ Added Table 1–9, Table 1–15, Table 1–38, and Table 1–39.</li> <li>■ Added Figure 1–5 and Figure 1–6.</li> <li>■ Added the “Transceiver Datapath PCS Latency” section.</li> <li>■ Updated the “Electrical Characteristics”, “Operating Conditions”, and “I/O Timing” sections.</li> <li>■ All tables updated except Table 1–16, Table 1–24, Table 1–25, Table 1–26, Table 1–27, Table 1–33, Table 1–34, and Table 1–45.</li> <li>■ Updated Figure 1–2 and Figure 1–3.</li> <li>■ Updated Equation 1–1.</li> <li>■ Deleted Table 1–28, Table 1–29, Table 1–30, Table 1–42, Table 1–43, and Table 1–44.</li> <li>■ Minor text edits.</li> </ul>
June 2009	3.1	<ul style="list-style-type: none"> <li>■ Added “Preliminary Specifications” to the footer of each page.</li> <li>■ Updated Table 1–1, Table 1–2, Table 1–7, Table 1–10, Table 1–11, Table 1–12, Table 1–21, Table 1–22, Table 1–23, Table 1–25, Table 1–37, Table 1–38, Table 1–39, Table 1–40, and Table 1–44.</li> <li>■ Minor text edits.</li> </ul>
March 2009	3.0	<ul style="list-style-type: none"> <li>■ Replaced Table 1–31 and Table 1–37.</li> <li>■ Updated Table 1–1, Table 1–2, Table 1–5, Table 1–19, Table 1–41, Table 1–44, Table 1–45, Table 1–49, and Table 1–51.</li> <li>■ Added Table 1–21, Table 1–46, and Table 1–47</li> <li>■ Added Figure 1–3.</li> <li>■ Removed “Timing Model”, “Preliminary and Final Timing”, “I/O Timing Measurement Methodology”, “I/O Default Capacitive Loading”, and “Referenced Documents” sections.</li> </ul>
December 2008	2.1	Minor changes.
November 2008	2.0	<ul style="list-style-type: none"> <li>■ Minor text edits.</li> <li>■ Updated Table 1–19, Table 1–32, Table 1–34 - Table 1–39.</li> <li>■ Minor text edits.</li> </ul>
August 2008	1.1	<ul style="list-style-type: none"> <li>■ Updated Table 1–1, Table 1–2, Table 1–4, Table 1–5, and Table 1–26.</li> <li>■ Removed figures from “Transceiver Performance Specifications” on page 1–10 that are repeated in the glossary.</li> <li>■ Minor text edits and an additional note to Table 1–26.</li> </ul>
May 2008	1.0	Initial release.

