

## STP11N60DM2

# N-channel 600 V, 0.370 Ω typ., 10 A MDmesh™ DM2 Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub> .	R <sub>DS(on)</sub> max.	I <sub>D</sub>	P <sub>TOT</sub>
STP11N60DM2	650 V	0.420 Ω	10 A	110 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### **Applications**

• Switching applications

## Description

This high voltage N-channel Power MOSFET is part of the MDmesh™ DM2 fast recovery diode series. It offers very low recovery charge (Q<sub>rr</sub>) and time (t<sub>rr</sub>) combined with low R<sub>DS(on)</sub>, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STP11N60DM2	11N60DM2	TO-220	Tube

Contents STP11N60DM2

# Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-220 type A package information	9
5	Revisio	on history	11

STP11N60DM2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate-source voltage	±25	V
l-	Drain current (continuous) at T <sub>case</sub> = 25 °C	10	۸
ID	Drain current (continuous) at T <sub>case</sub> = 100 °C	6.3	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	40	Α
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	110	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	40 V	
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	
T <sub>stg</sub>	Storage temperature range	FF to 150 %	
Tj	Operating junction temperature range	-55 to 150	°C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.14	900
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

**Table 4: Avalanche characteristics** 

Symbol	Parameter		Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	2.5	Α
Eas <sup>(2)</sup>	Single pulse avalanche energy	250	mJ

#### Notes:

<sup>(1)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$   $I_{SD} \leq 10$  A, di/dt=900 A/ $\mu s;$   $V_{DS}$  peak <  $V_{(BR)DSS}, V_{DD}$  = 400 V

 $<sup>^{(3)}</sup>$  V<sub>DS</sub>  $\leq 480$  V.

 $<sup>^{(1)}</sup>$  pulse width limited by  $T_{jmax}$ 

 $<sup>^{(2)}</sup>$  starting  $T_j$  = 25 °C,  $I_D$  =  $I_{AR},\,V_{DD}$  = 50 V.

## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			٧
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1.5	
IDSS		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5 A		0.370	0.420	Ω

#### Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	614	1	
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	1	32	1	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	ı	1.08	ı	ρı
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V	-	57	-	pF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	1	6.2	1	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_{D} = 10 \text{ A},$	-	16.5	-	
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V (see <i>Figure 15: "Test</i>	-	3.8	-	nC
$Q_{gd}$	Gate-drain charge	circuit for gate charge behavior")	-	9.2	-	

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 300 \text{ V}, I_D = 5 \text{ A R}_G = 4.7 \Omega,$	ı	11.7	-	
t <sub>r</sub>	Rise time	V <sub>GS</sub> = 10 V (see Figure 14: "Test circuit for resistive load switching	-	6.3	-	
t <sub>d(off)</sub>	Turn-off delay time	times" and Figure 19: "Switching	ı	31	-	ns
t <sub>f</sub>	Fall time	time waveform")	-	9.5	-	

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$  C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		10	Α
I <sub>SDM</sub> <sup>(2)</sup>	Source-drain current (pulsed)		1		40	Α
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 10 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 10 A, di/dt = 100 A/us,	-	90		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	248		μC
I <sub>RRM</sub>	Reverse recovery current		-	5.5		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 10 A, di/dt = 100 A/μs,	-	160		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>i</sub> = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	664		nC
I <sub>RRM</sub>	Reverse recovery current		-	8.3		Α

### Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)GSO</sub>	Gate-source breakdown voltage	$I_{GS} = \pm 250 \mu\text{A},  I_{D} = 0 \text{A}$	±30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.


<sup>&</sup>lt;sup>(1)</sup> Limited by maximum junction temperature.


<sup>(2)</sup> Pulse width is limited by safe operating area.


 $<sup>^{(3)}</sup>$  Pulse test: pulse duration = 300 µs, duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)












Figure 9: Normalized gate threshold voltage vs temperature

V<sub>GS(th)</sub>
(norm.)

I<sub>D</sub>= 250μA

1.1

1.0

0.9

0.8

0.7

0.6

-75

-25

25

75

125


T<sub>J</sub>(°C)


Figure 10: Normalized on-resistance vs temperature


RDS(on) GIPG270516FQ6F01FRON (norm.)

2.2 VGS=10 V

1.8 1.4 1.0 0.6 0.2 0.2 75 -25 25 75 125 TJ(°C)







Test circuits STP11N60DM2

### 3 Test circuits

Figure 14: Test circuit for resistive load switching times


Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 16 CONST 100 nF 1 kΩ

AM01466y1

Figure 16: Test circuit for inductive load switching and diode recovery times







STP11N60DM2 Package information

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 TO-220 type A package information

Figure 20: TO-220 type A package outline øΡ <u>D1</u> L20 L30 41 b1(X3) b (X3) 0015988\_typeA\_Rev\_21

577

Table 10: TO-220 type A mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

STP11N60DM2 Revision history

# 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
17-Jun-2016	1	First release.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved