STW8N90K5



N-channel 900 V, 0.60 Ω typ., 8 A MDmesh™ K5 Power MOSFET in a TO-247 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STW8N90K5	900 V	0.68 Ω	8 A

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh™ K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing	
STW8N90K5	8N90K5	TO-247	Tube	

Contents STW8N90K5

Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-247 package information	9
5	Revisio	n history	11

STW8N90K5 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _G s	Gate-source voltage	±30	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	8	Α	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	5	Α	
I _D ⁽²⁾	I _D ⁽²⁾ Drain current pulsed		Α	
Ртот	P _{TOT} Total dissipation at T _C = 25 °C		W	
dv/dt (3)	Peak diode recovery voltage slope	4.5	\//n n	
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns	
TJ	Operating junction temperature range		°C	
T _{stg}	Storage temperature range	-55 to 150	٠٠	

Notes:

Table 3: Thermal data

Symbol Parameter		Value	Unit
R _{thj-case} Thermal resistance junction-case		0.96	°C/W
R _{thj-amb} Thermal resistance junction-ambient		50	°C/W

Table 4: Avalanche characteristics

Symbol Parameter		Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _J max)		Α
Eas	Single pulse avalanche energy (starting T _J = 25 °C, I _D = I _{AR} , V _{DD} = 50 V)		mJ

⁽¹⁾Limited by maximum junction temperature.

⁽²⁾Pulse width limited by safe operating area

 $^{^{(3)}}I_{SD} \le 8$ A, di/dt ≤ 100 A/ μ s; V_{DS} peak $\le V_{(BR)DSS}$

 $^{^{(4)}}V_{DS} \le 720 \text{ V}$

Electrical characteristics STW8N90K5

2 Electrical characteristics

T_C = 25 °C unless otherwise specified

Table 5: On/off-state

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	900			٧
		V _{GS} = 0 V, V _{DS} = 900 V			1	μΑ
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 900 \text{ V},$ $T_{C} = 125 \text{ °C}^{(1)}$			50	μA
I _{GSS}	Gate body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 4 \text{ A}$		0.60	0.68	Ω

Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	426	-	pF
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$ $V_{GS} = 0 \text{ V}$	-	41	-	pF
Crss	Reverse transfer capacitance	VG3 - 0 V	ı	1.2	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 720 V,	-	75	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	V _{GS} = 0 V	1	28	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz , I _D = 0 A	ı	7	-	Ω
Qg	Total gate charge	V _{DD} = 720 V, I _D = 8 A,	ı	11	-	nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V	-	3.5	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")		4.8	-	nC

Notes:

⁽¹⁾Defined by design, not subject to production test.

 $^{^{(1)}}$ Time related is defined as a constant equivalent capacitance giving the same charging time as Coss when V_{DS} increases from 0 to 80% V_{DSS}

 $^{^{(2)}}$ Energy related is defined as a constant equivalent capacitance giving the same stored energy as Coss when V_{DS} increases from 0 to 80% V_{DSS}

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 450 V, I _D = 4 A,	ı	14.7	1	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	ı	13.2	ı	ns
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	36.4	-	ns
t f	Fall time	and Figure 19: "Switching time waveform")	-	13.5	-	ns

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		ı		8	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		ı		32	Α
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 8 \text{ A}, V_{GS} = 0 \text{ V}$	ı		1.5	V
t _{rr}	Reverse recovery time	$I_{SD} = 8 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	ı	371		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	ı	4.27		μC
I _{RRM}	Reverse recovery current		ı	23		А
t _{rr}	Reverse recovery time	I _{SD} = 8 A, di/dt = 100 A/µs,	-	582		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 ^{\circ}\text{C}$	-	5.73		μC
I _{RRM}	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	19.7		А

Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V (BR)GSO	Gate-source breakdown voltage	I _{GS} = ± 1mA, I _D = 0A	30	-	-	V


The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



⁽¹⁾Pulse width limited by safe operating area

 $^{^{(2)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.1 Electrical characteristics (curves)









Figure 4: Output characteristics GADG221120161551OCH Ι_D (A) $V_{GS} = 11 V$ 16 10 V 12 9 V 8 8 V 4 6 V 7 V 12 16 $\overline{V}_{DS}(V)$







STW8N90K5 Electrical characteristics

Figure 8: Capacitance variations

C GADG221120161607CVR

103

104

C CISS

CCISS

CCIS

Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GADG241120160846VTH 1.4 1.2 0.8 $I_D = 100 \, \mu A$ 0.6 0.4 0.2 -75 -25 25 75 125 T_J (℃)

Figure 10: Normalized on-resistance vs temperature

R_{DS(on)} GADG241120160911RON

(norm.)

2.6

2.2

1.8

1.4

1

0.6

0.2

-75


-25


25


75

125

T_J (°C)










Test circuits STW8N90K5

3 Test circuits







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 TO-247 package information




Figure 20: TO-247 package outline

Table 10: TO-247 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

STW8N90K5 Revision history

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
28-Nov-2016	1	First release

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved