# 16-Bit to 32-Bit, DeMux PCI Hot-Plug Bus Switch with -1.5V Undershoot Protection 

## Features

- $\mathrm{R}_{\mathrm{ON}}$ is $5 \Omega$ typical
- Pull-up on B1 and B2 ports
- Undershoot protection on A-port only: -1.5 V
- Low Power: $70 \mu \mathrm{~A}$ typical
- Industrial Operation Temperature: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Near-Zero propagation delay
- Switching speed: 5ns max.
- Channel on capacitance: 15 pF max.
- $\mathrm{V}_{\mathrm{CC}}$ Operating Range: +4.5 V to +5.5 V
- ESD $>2000 \mathrm{~V}$. . . Human Body Model
- $>100 \mathrm{MHz}$ bandwidth (or clock rate) at 20pF load capacitance
- Packaging (Pb-free \& Green available)
- 56-pin TSSOP (A)


## Block Diagram



## Description

Pericom Semiconductor's PI5C32160C is a 16 to 32 -bit demultiplexer bus switch. Industry leading advantages include a propagation delay of 250 ps , resulting from $5 \Omega$ channel resistance, and low $\mathrm{I} / \mathrm{O}$ capacitance. A port demultiplexes to either 1B and 2B or to both. The switch is bidirectional.

## Application

Provides PCI Hot-Plugging

## Pin Description



## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)


## Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is notimplied. Exposure to absolute maximumrating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{BIAS}}=1.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}$ )

| Parameters | Description | Test Conditions ${ }^{(1)}$ | Min. | Typ ${ }^{(2)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage | Guaranteed Logic HIGH Level | 2.0 |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage | Guaranteed Logic LOW Level | -0.5 |  | 0.8 |  |
| $\mathrm{I}_{\text {IH }}$ | Input HIGH Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input LOW Current | $\mathrm{V}_{\mathrm{CC}}=$ Max., $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  |  | $\pm 1$ |  |
| IOZH | High Impedance Output Current | $\begin{aligned} & \mathrm{A}=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}} \text { Max., } \\ & \mathrm{V}_{\mathrm{BIAS}} 1=\mathrm{V}_{\mathrm{BIAS}} 2=\mathrm{V}_{\mathrm{CC}} \text { Max. } \end{aligned}$ |  |  | $\pm 1$ |  |
| IOZL | Low Impedence Output Current | $\mathrm{B}=0 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }} 1=\mathrm{V}_{\text {BIAS }} 2=\mathrm{V}_{\text {CC }}$ Max. | 0.25 |  | 5 | mA |
|  |  | $\begin{aligned} & \mathrm{B}=\mathrm{V}_{\mathrm{CC}} \max ., \\ & \mathrm{V}_{\mathrm{BIAS}} 1=\mathrm{V}_{\mathrm{BIAS}} 2=\mathrm{V}_{\mathrm{CC}} \text { Max. } \end{aligned}$ | -1.0 |  |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IK }}$ | Clamp Diode Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\text {IN }}=-18 \mathrm{~mA}$ |  | -0.7 | -1.8 | V |
| $\mathrm{R}_{\mathrm{ON}}$ | Switch On-Resistance ${ }^{(4)}$ | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\mathrm{IN}}=0.0 \mathrm{~V}, \mathrm{I}_{\mathrm{ON}}=48 \mathrm{~mA}$ |  | 5 | 8 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{V}_{\text {IN }}=2.4 \mathrm{~V}, \mathrm{I}_{\mathrm{ON}}=15 \mathrm{~mA}$ |  | 10 | 15 |  |

## Truth Table

| Function | $\overline{\mathbf{S E L}}_{\mathbf{1}}$ | $\overline{\mathbf{S E L}}_{\mathbf{2}}$ |
| :---: | :---: | :---: |
| ${ }_{\mathrm{N}} \mathrm{A}$ to ${ }_{\mathrm{N}} \mathrm{B}_{1}$ | L | H |
| ${ }_{\mathrm{N}} \mathrm{A}$ to ${ }_{\mathrm{N}} \mathrm{B}_{2}$ | H | L |
| ${ }_{\mathrm{N}} \mathrm{A}$ to ${ }_{N} \mathrm{~B}_{1}$ and ${ }_{N} \mathrm{~B}_{2}$ | L | L |
| ${ }_{\mathrm{N}} \mathrm{B}_{1},{ }_{\mathrm{N}} \mathrm{B}_{2}$ to $\mathrm{V}_{\mathrm{BIAS}}$ | H | H |

Capacitance ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ )

| Parameters ${ }^{(5)}$ | Description | Test Conditions | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ | 3.5 |  | pF |
| CofF | A/B Capacitance, Switch Off |  | 6.5 |  |  |
| $\mathrm{C}_{\mathrm{ON}}$ | A/B Capacitance, Switch On |  | 13.5 |  |  |

## Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Measured by the voltage drop between A and B pins at indicated current through the switch. On-Resistance is determined by the lower of the voltages on the two (A \& B) pins.
5. This parameter is determined by device characterization but is not production tested.

## Power Supply Characteristics

| Parameters | Description | Test Conditions ${ }^{(1)}$ |  | Min. | Typ ${ }^{(2)}$ | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{CC}}$ | Quiescent Power Supply Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$. | $\mathrm{V}_{\mathrm{IN}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{CC}}$ |  | 70 | 200 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{I}_{\mathrm{CC}}$ | Supply Current per Input @ TTL HIGH | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$. | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}^{(3)} \\ & \text { other pin }=\mathrm{V}_{\mathrm{CC}} \text { or } \mathrm{GND} \end{aligned}$ |  |  | 2.5 | mA |
| $\mathrm{I}_{\mathrm{CCD}}$ | Supply Current per Input per $\mathrm{MHz}^{(4)}$ | $\mathrm{V}_{\mathrm{CC}}=\text { Max. }$ <br> A and B Pins Open Control Input Toggling 50\% Duty Cycle |  |  |  | 0.25 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |

## Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ ambient.
3. Per TTL driven input ( $\mathrm{V}_{\mathrm{IN}}=3.4 \mathrm{~V}$, control inputs only); A and B pins do not contribute to $\mathrm{I}_{\mathrm{CC}}$.
4. This current applies to the control inputs only and represent the current required to switch internal capacitance at the specified frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is not tested, but is guaranteed by design.
5. Values for these conditions are examples of the $\mathrm{I}_{\mathrm{CC}}$ formula. These limits are guaranteed but not tested.

## Switching Characteristics over Operating Range

| Parameters | Description | Test Conditions ${ }^{(1)}$ | PI5C32160C |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Com. |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PLH}} \\ & \mathrm{t}_{\mathrm{PHL}} \end{aligned}$ | Propagation Delay ${ }^{(2,3)}$ A to B | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ & \mathrm{R}_{\mathrm{L}}=500 \Omega \end{aligned}$ |  | 0.25 |  | ns |
|  |  |  |  |  |  |  |
| $\begin{array}{\|l} \mathrm{t}_{\text {PZH }} \\ \mathrm{t}_{\text {PZL }} \\ \hline \end{array}$ | Bus Enable Time SEL то A,B |  | 1.3 |  | 5.0 |  |
|  |  |  |  |  |  |  |
| $\begin{aligned} & \text { tpHZ } \\ & \text { tpLZ } \end{aligned}$ | Bus Disable Time SEL to A,B |  | 0.5 |  | 5.0 |  |
|  |  |  |  |  |  |  |

## Notes:

1. See test circuit and waveforms.
2. This parameter is guaranteed but not tested on Propagation Delays.
3. The bus switch contributes no propagational delay other than the RC delay of the On-Resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 0.25 ns for 50 pF load. Since this time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagational delay to the system. Propagational delay of the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## Applications Information

## Logic Inputs

The logic control inputs can be driven up to +5.5 V regardless of the supply voltage. For example, given a +5.0 V supply, IN may be driven low to 0 V and high to 5.5 V . Driving IN Rail-to-Rail ${ }^{\circledR}$ minimizes power consumption. Proper power-supply sequencing is recommended for all CMOS devices. Always apply $\mathrm{V}_{\mathrm{CC}}$ before applying Vbias and signals to the input/output pins.
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd

## Packaging Mechanical: 56-pin TSSOP (A)



## Ordering Information

| Ordering Code | Package Code | Package Description |
| :--- | :---: | :--- |
| PI5C32160CA | A | 56-pin 240-mil wide, TSSOP |
| PI5C32160CAE | A | Pb-free \& Green, 56-pin 240-mil wide, TSSOP |

## Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
