
life.augmented

STIPNS2M50-H

SLLIMM[™]-nano small low-loss intelligent molded module IPM, 3-phase inverter, 2 A, 1.7 Ω max., 500 V MOSFET

Datasheet - production data



Features

- IPM 2 A, 500 V, R_{DS(on)} = 1.7 Ω, 3-phase MOSFET inverter bridge including control ICs for gate driving
- Optimized for low electromagnetic interference
- 3.3 V, 5 V, 15 V CMOS/TTL input comparators with hysteresis and pull-down/pull-up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Comparator for fault protection against overtemperature and overcurrent
- Op-amp for advanced current sensing
- Optimized pinout for easy board layout
- Moisture sensitive level (MSL) 3

Applications

- 3-phase inverters for small power motor drives
- Dish washers, refrigerator compressors, heating systems, air-conditioning fans, draining and recirculation pumps

Description

This SLLIMM (small low-loss intelligent molded module) nano provides a compact, high-performance AC motor drive in a simple, rugged design. It is composed of six MOSFETs and three half-bridge HVICs for gate driving, providing low electromagnetic interference (EMI) characteristics with optimized switching speed. The package is optimized for thermal performance and compactness in built-in motor applications, or other low power applications where assembly space is limited. This IPM includes an operational amplifier, completely uncommitted, and a comparator that can be used to design a fast and efficient protection circuit. SLLIMM™ is a trademark of STMicroelectronics.

Table 1: Device summary

Order code	Marking	Package	Packing
STIPNS2M50-H	IPNS2M50-H	NSDIP-26L	Tape and reel

January 2018 DocID030528 Rev 2 1/21

Contents STIPNS2M50-H

Contents

1	Internal schematic diagram and pin configuration		
2		al ratings	
	2.1		
	2.2	Thermal data	6
3	Electric	al characteristics	7
	3.1	Inverter part	7
	3.2	Control part	9
	3.3	Waveform definitions	12
4	Smart s	shutdown function	13
5	Applica	tion circuit example	15
	5.1	Guidelines	16
6	Packag	e information	17
	6.1	NSDIP-26L package information	17
7	Revisio	n history	20

1 Internal schematic diagram and pin configuration


GND(1)()(26)NW SD/OD(2) ()(25)W,OUTW VccW(3) ()(24)VbootW OUT HinW(4) HIN LinW(5) OP+(6))(23)NV OPOUT(7) (GND OPOUT)(22)V,OUTV OP-OP-(8) VCC VccV(9) HIN SD/OD HinV(10) ()(21)VbootV LinV(11) ()(20)NU GND Cin(12) CIN HVG VccU(13) ()(19)U,OUTU VCC HIN LVG HinU(14) SD/OD)(18)P SD/OD(15) (LinU(16) (17)VbootU ADG171120161035SA

Figure 1: Internal schematic diagram

Table 2: Pin description

Pin	Symbol	Description
1	GND	Ground
2	SD/OD	Shutdown logic input (active low) / open-drain (comparator output)
3	Vcc W	Low voltage power supply W phase
4	HIN W	High-side logic input for W phase
5	LIN W	Low-side logic input for W phase
6	OP+	Op-amp non inverting input
7	ОРоит	Op-amp output
8	OP-	Op-amp inverting input
9	Vcc V	Low voltage power supply V phase
10	HIN V	High-side logic input for V phase
11	LIN V	Low-side logic input for V phase
12	CIN	Comparator input
13	Vcc U	Low voltage power supply for U phase
14	HIN U	High-side logic input for U phase
15	SD/OD	Shutdown logic input (active low) / open-drain (comparator output)
16	LIN U	Low-side logic input for U phase
17	V _{BOOT} U	Bootstrap voltage for U phase
18	Р	Positive DC input
19	U, OUT∪	U phase output
20	Nυ	Negative DC input for U phase
21	V _{BOOT} V	Bootstrap voltage for V phase
22	V , OUT_V	V phase output
23	N∨	Negative DC input for V phase
24	V _{BOOT} W	Bootstrap voltage for W phase
25	W,OUT_W	W phase output
26	Nw	Negative DC input for W phase

Figure 2: Pin layout (top view)





Electrical ratings STIPNS2M50-H

2 Electrical ratings

2.1 Absolute maximum ratings

Table 3: Inverter part

Symbol	Parameter	Value	Unit
V _{DSS}	MOSFET blocking voltage (or drain-source voltage) for each MOSFET ($V_{IN}^{(1)}$ = 0)	500	٧
±l _D	Continuous current each MOSFET	2	Α
±1 _{DP} (2)	Peak drain current each MOSFET (less than 1 ms)	4	Α
P _{TOT}	Each MOSFET total dissipation at T _C = 25 °C	10.4	W

Notes:

Table 4: Control part

Symbol	Parameter	Min.	Max.	Unit
Vouт	Output voltage applied among OUT _U , OUT _V , OUT _W - GND	V _{boot} - 21	V _{boot} + 0.3	V
Vcc	Low voltage power supply	- 0.3	21	V
Vcin	Comparator input voltage	- 0.3	Vcc + 0.3	V
V _{op+}	Op-amp non-inverting input	- 0.3	Vcc + 0.3	V
V _{op} -	Op-amp inverting input	- 0.3	V _{CC} + 0.3	V
V_{boot}	Bootstrap voltage	- 0.3	620	V
VIN	Logic input voltage applied among HIN, LIN and GND	- 0.3	15	V
$V_{\overline{SD}/OD}$	Open-drain voltage	- 0.3	15	V
$\Delta V_{OUT/dT}$	Allowed output slew rate		50	V/ns

Table 5: Total system

Symbol	Parameter	Value	Unit
Viso	Isolation withstand voltage applied on each pin and heatsink plate (AC voltage, t = 60 s)	1000	٧
Tj	Power chip operating junction temperature	-40 to 150	°C
Tc	Module case operation temperature	-40 to 125	°C

2.2 Thermal data

Table 6: Thermal data

Symbol	Parameter	Value	Unit
R _{th(j-c)}	Thermal resistance junction-case	12	°C/W



 $^{^{(1)}}$ Applied among HINi, LINi and GND for i = U, V, W.

⁽²⁾Pulse width limited by max. junction temperature.

3 Electrical characteristics

 $T_J = 25$ °C unless otherwise specified.

3.1 Inverter part

Table 7: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{DSS}	Zero-gate voltage drain current	V _{DS} = 500 V, V _{CC} = 15 V, V _{Boot} = 15 V			1	mA
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ V},$ $I_D = 1 \text{ mA}$	500			V
R _{DS(on)}	Static drain source turn-on resistance	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(1)} = 0 - 5 \text{ V}, I_D = 1.2 \text{ A}$		1.5	1.7	Ω
V _{SD}	Drain-source diode forward voltage	V _{IN} ⁽¹⁾ = 0 "logic state", I _D = 2 A		0.9	1.6	V

Notes:

Table 8: Inductive load switching time and energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{on} (1)	Turn-on time		ı	267	1	
t _{c(on)} (1)	Crossover time (on)	\/ = 300 \/	-	153	-	
t _{off} (1)	Turn-off time	$V_{DD} = 300 \text{ V},$	-	265	-	ns
$t_{c(off)}$ ⁽¹⁾	Crossover time (off)	$V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(2)} = 0 - 5 \text{ V},$	-	46	-	
t _{rr}	Reverse recovery time	$V_{IN}^{(2)} = 0 - 5 V,$ $I_C = 1.2 A$	-	192	-	
Eon	Turn-on switching energy	(see Figure 4: "Switching time definition")	1	61	-	
E _{off}	Turn-off switching energy		-	4	-	μJ

Notes:

 $^{^{(1)}}$ Applied among HINx, LINx and GND for x = U, V, W.

 $^{^{(1)}}$ toN and toFF include the propagation delay time of the internal drive. tc(ON) and tc(OFF) are the switching time of MOSFET itself under the internally given gate driving conditions.

 $^{^{(2)}}$ Applied among HINx, LINx and GND for x = U, V, W.

Figure 3: Switching time test circuit




Figure 4: Switching time definition




Figure 4: "Switching time definition" refers to HIN, LIN inputs (active high).

3.2 Control part

 $(V_{CC} = 15 \text{ V unless otherwise specified}).$

Table 9: Low voltage power supply

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC_hys}	V _{CC} UV hysteresis		1.2	1.5	1.8	V
VCC_thON	Vcc UV turn-ON threshold		11.5	12	12.5	V
V _{CC_thOFF}	V _{CC} UV turn-OFF threshold		10	10.5	11	V
I _{qccu}	Undervoltage quiescent supply current	$V_{CC} = 10 \text{ V}, \overline{\text{SD}}/\text{OD} = 5 \text{ V};$ $LIN = 0 \text{ V}; H_{IN} = 0, C_{IN} = 0$			150	μΑ
I _{qcc}	Quiescent current	$V_{cc} = 15 \text{ V}, \overline{\text{SD}}/\text{OD} = 5 \text{ V};$ LIN = 0 V; H _{IN} = 0, C _{IN} = 0			1	mA
V _{ref}	Internal comparator (CIN) reference voltage		0.5	0.54	0.58	V

Table 10: Bootstrapped voltage

		ioi Boototiappoa ioitago				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{BS_hys}	V _{BS} UV hysteresis		1.2	1.5	1.8	V
V_{BS_thON}	V _{BS} UV turn-ON threshold		11.1	11.5	12.1	V
V_{BS_thOFF}	V _{BS} UV turn-OFF threshold		9.8	10	10.6	V
I _{QBSU}	Undervoltage V _{BS} quiescent current	$V_{BS} < 9 \text{ V}, \overline{SD}/OD = 5 \text{ V};$ LIN = 0 V and HIN = 5 V; $C_{IN} = 0$		70	110	μΑ
I _{QBS}	V _{BS} quiescent current	$V_{BS} = 15 \text{ V}, \overline{\text{SD}}/\text{OD} = 5 \text{ V};$ LIN = 0 V and HIN = 5 V; $C_{IN} = 0$		200	300	μΑ
R _{DS(on)}	Bootstrap driver on-resistance	LVG ON		120		Ω

Table 11: Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vil	Low logic level voltage				8.0	V
V_{ih}	High logic level voltage		2.25			V
IHINh	HIN logic "1" input bias current	HIN = 15 V	20	40	100	μΑ
I _{HINI}	HIN logic "0" input bias current	HIN = 0 V			1	μΑ
I _{LINI}	LIN logic "1" input bias current	LIN = 15 V	20	40	100	μΑ
I _{LINh}	LIN logic "0" input bias current	LIN = 0 V			1	μΑ
I _{SDh}	SD logic "0" input bias current	<u>SD</u> = 15 V	30	120	300	μΑ
I _{SDI}	SD logic "1" input bias current	$\overline{SD} = 0 \text{ V}$			3	μΑ
Dt	Dead time	(see Figure 5: "Dead time and interlocking waveform definitions")		180		ns

Table 12: Op-amp characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vio	Input offset voltage	V _{ic} = 0 V, V _o = 7.5 V			6	mV
l _{io}	Input offset current	V 0VV 75V		4	40	nA
l _{ib}	Input bias current (1)	$V_{ic} = 0 \text{ V}, V_0 = 7.5 \text{ V}$		100	200	nA
Vol	Low level output voltage	$R_L = 10 \text{ k}\Omega \text{ to V}_{CC}$		75	150	mV
Voн	High level output voltage	R_L = 10 kΩ to GND	14	14.7		V
	Output short-circuit	Source, $V_{id} = +1 \text{ V}$; $V_o = 0 \text{ V}$	16	30		mA
lo	current	Sink, V _{id} = -1 V; V _o = V _{CC}	50	80		mA
SR	Slew rate	$V_i = 1 - 4 \text{ V}; C_L = 100 \text{ pF}; unity gain}$	2.5	3.8		V/µs
GBWP	Gain bandwidth product	V _o = 7.5 V	8	12		MHz
A_{vd}	Large signal voltage gain	$R_L = 2 k\Omega$	70	85		dB
SVR	Supply voltage rejection ratio	vs. V _{CC}	60	75		dB
CMRR	Common mode rejection ratio		55	70		dB

Notes:

 $[\]ensuremath{^{(1)}}\xspace$ The direction of the input current is out of the IC.

Table 13: Sense comparator characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
l _{ib}	Input bias current	V _{CIN} = 1 V			1	μΑ	
V _{od}	Open-drain low level output voltage	I _{od} = 3 mA			0.5	V	
Ron_od	Open-drain low level output resistance	I _{od} = 3 mA		166		Ω	
R _{PD_SD}	SD pull-down resistor (1)			125		kΩ	
t _{d_comp}	Comparator delay	SD/OD pulled to 5 V through 100 kΩ resistor		90	130	ns	
SR	Slew rate	$C_L = 180 \text{ pF}; R_{pu} = 5 \text{ k}\Omega$		60		V/µs	
t _{sd}	Shutdown to high / low-side driver propagation delay	$V_{OUT} = 0$, $V_{boot} = V_{CC}$, $V_{IN} = 0$ to 3.3 V	50	125	200		
t _{isd}	Comparator triggering to high / low-side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN	50	200	250	ns 0	

Notes

Table 14: Truth table

Conditions	Logic input (V _I)			Output		
Conditions	SD/OD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge tri-state	L	X ⁽¹⁾	X ⁽¹⁾	L	L	
Interlocking half-bridge tri-state	Н	Н	Н	L	L	
0 "logic state" half-bridge tri-state	Н	L	L	L	L	
1 "logic state" low-side direct driving	Н	Н	L	Н	L	
1 "logic state" high-side direct driving	Н	L	Н	L	Н	


Notes:

 $^{^{(1)}}$ Equivalent values as a result of the resistances of three drivers in parallel.

⁽¹⁾X: do not care.

3.3 Waveform definitions

Figure 5: Dead time and interlocking waveform definitions



4 Smart shutdown function

The device integrates a comparator for fault sensing purposes. The comparator has an internal voltage reference V_{REF} connected to the inverting input, while the non-inverting input on pin (CIN) can be connected to an external shunt resistor for simple overcurrent protection.

When the comparator triggers, the device is set to the shutdown state and both of its outputs are set to the low level, causing the half-bridge to enter a tri-state.

In common overcurrent protection architectures, the comparator output is usually connected to the shutdown input through an RC network so to provide a monostable circuit which implements a protection time following to a fault condition.

Our smart shutdown architecture immediately turns off the output gate driver in case of overcurrent through a preferential path for the fault signal which directly switches off the outputs. The time delay between the fault and output shutdown no longer depends on the RC values of the external network connected to the shutdown pin. At the same time, the DMOS connected to the open-drain output (pin $\overline{\text{SD}}/\text{OD}$) is turned on by the internal logic, which holds it on until the shutdown voltage is well below the minimum value of logic input threshold (ViI).

Besides, the smart shutdown function allows the real disable time to be increased while the constant time of the external RC network remains as it is.




Figure 6: Smart shutdown timing waveforms

Please refer to *Table 13: "Sense comparator characteristics"* for internal propagation delay time details.

5 Application circuit example

C1 SD/OD(15) ±csF FLinV(11) Cin(12) I E ₹ 🗋 og 🐧 N N N LIN THE MICROCONTROLLER GADG181120160820S A

Figure 7: Application circuit example

Application designers are free to use a different scheme according to the specifications of the device.

5.1 Guidelines

- Input signals HIN, LIN are active high logic. A 375 k Ω (typ.) pull-down resistor is built-in for each input. To prevent the input signal oscillation, the wiring of each input should be as short as possible and the use of RC filters (R1, C1) on each input signal is suggested. The filters should be with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- The use of a bypass capacitor CVCC (aluminum or tantalum) can help to reduce the transient circuit demand on the power supply. Besides, to reduce high frequency switching noise distributed on the power lines, a decoupling capacitor C₂ (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to V_{cc} pin and in parallel with the bypass capacitor.
- The use of RC filter (RSF, CSF) is recommended to avoid protection circuit malfunction. The time constant (RSF x CSF) should be set to 1 μs and the filter must be placed as close as possible to CIN pin.
- The \overline{SD} is an input/output pin (open-drain type if it is used as output). The CSD capacitor of the filter on \overline{SD} should be fixed no higher than 3.3 nF in order to ensure the \overline{SD} activation time $\tau_1 <= 500$ ns; the filter should be placed as close as possible to the \overline{SD} pin.
- The decoupling capacitor C₃ (from 100 to 220 nF, ceramic with low ESR and low ESL), in parallel with each C_{boot}, is useful to filter high frequency disturbance. Both C_{boot} and C₃ (if present) should be placed as close as possible to the U, V, W and V_{boot} pins. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.
- To prevent the overvoltage on V_{cc} pin, a Zener diode (Dz1) can be used. Similarly on the V_{boot} pin, a Zener diode (Dz2) can be placed in parallel with each C_{boot}.
- The use of the decoupling capacitor C₄ (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor C_{vdc} is useful to prevent surge destruction. Both capacitors C₄ and C_{vdc} should be placed as close as possible to the IPM (C₄ has priority over C_{vdc}).
- By integrating an application-specific type HVIC inside the module, coupling to the MCU terminals without an optocoupler is possible.
- Low inductance shunt resistors should be used for phase leg current sensing.
- In order to avoid malfunctions, the wiring on N pins, the shunt resistor and PWR_GND should be as short as possible.
- The connection of SGN_GND to PWR_GND on one point only (close to the shunt resistor terminal) can help to reduce the impact of power ground fluctuation.

These guidelines ensure the specifications of the device for application designs. For further details, please refer to the relative application note.

Table 15: Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V_{PN}	Supply voltage	Applied among P-Nu, Nv, Nw		300	400	V
Vcc	Control supply voltage	Applied to Vcc-GND	13.5	15	18	V
V _{BS}	High-side bias voltage	Applied to V _{BOOTi} -OUT _i for i = U, V, W	13		18	٧
t _{dead}	Blanking time to prevent arm-short	For each input signal	1			μs
f _{PWM}	PWM input signal	-40 °C < T _c < 100 °C -40 °C < T _j < 125 °C			25	kHz
T _C	Case operation temperature				100	°C

STIPNS2M50-H Package information

6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

6.1 NSDIP-26L package information

0.10 b **⊕** 0.25 **M** DETAIL A PIN 26 8374968_3

Figure 8: NSDIP-26L package outline

Table 16: NSDIP-26L package mechanical data

Table 16: NSDIP-26L package mechanical data						
Dim.		mm				
Dilli.	Min.	Typ.	Max.			
Α			3.45			
A1	0.10		0.25			
A2	3.00	3.10	3.20			
A3	1.70	1.80	1.90			
b	0.47		0.57			
b1	0.45	0.50	0.55			
b2	0.63		0.67			
С	0.47		0.57			
c1	0.45	0.50	0.55			
D	29.05	29.15	29.25			
D1	0.70					
D2	0.45					
D3	0.90					
D4			29.65			
Е	12.35	12.45	12.55			
E1	16.70	17.00	17.30			
E2	0.35					
е	1.70	1.80	1.90			
e1	2.40	2.50	2.60			
L	1.24	1.39	1.54			
L1	1.00	1.15	1.30			
L2		0.25 BSC				
L3		2.275 REF				
R1	0.25	0.40	0.55			
R2	0.25	0.40	0.55			
S		0.39	0.55			
Θ	0°		8°			
Θ1		3° BSC				
Θ2	10°	12°	14°			




Figure 9: NSDIP-26L recommended footprint (dimensions are in mm)

Revision history STIPNS2M50-H

7 Revision history

Table 17: Document revision history

Date	Revision	Changes
12-Apr-2017	1	Initial release.
17-Jan-2018	2	Datasheet promoted from preliminary data to production data. Modified features on cover page. Modified Table 3: "Inverter part", Table 5: "Total system", Table 6: "Thermal data", Table 13: "Sense comparator characteristics". Updated Section 6: "Package information". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

